root / hw / ne2000.c @ fb6cf1d0
History | View | Annotate | Download (15 kB)
1 | 80cabfad | bellard | /*
|
---|---|---|---|
2 | 80cabfad | bellard | * QEMU NE2000 emulation
|
3 | 80cabfad | bellard | *
|
4 | 80cabfad | bellard | * Copyright (c) 2003-2004 Fabrice Bellard
|
5 | 80cabfad | bellard | *
|
6 | 80cabfad | bellard | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 | 80cabfad | bellard | * of this software and associated documentation files (the "Software"), to deal
|
8 | 80cabfad | bellard | * in the Software without restriction, including without limitation the rights
|
9 | 80cabfad | bellard | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 | 80cabfad | bellard | * copies of the Software, and to permit persons to whom the Software is
|
11 | 80cabfad | bellard | * furnished to do so, subject to the following conditions:
|
12 | 80cabfad | bellard | *
|
13 | 80cabfad | bellard | * The above copyright notice and this permission notice shall be included in
|
14 | 80cabfad | bellard | * all copies or substantial portions of the Software.
|
15 | 80cabfad | bellard | *
|
16 | 80cabfad | bellard | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 | 80cabfad | bellard | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 | 80cabfad | bellard | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 | 80cabfad | bellard | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 | 80cabfad | bellard | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 | 80cabfad | bellard | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 | 80cabfad | bellard | * THE SOFTWARE.
|
23 | 80cabfad | bellard | */
|
24 | 80cabfad | bellard | #include "vl.h" |
25 | 80cabfad | bellard | |
26 | 80cabfad | bellard | /* debug NE2000 card */
|
27 | 80cabfad | bellard | //#define DEBUG_NE2000
|
28 | 80cabfad | bellard | |
29 | b41a2cd1 | bellard | #define MAX_ETH_FRAME_SIZE 1514 |
30 | 80cabfad | bellard | |
31 | 80cabfad | bellard | #define E8390_CMD 0x00 /* The command register (for all pages) */ |
32 | 80cabfad | bellard | /* Page 0 register offsets. */
|
33 | 80cabfad | bellard | #define EN0_CLDALO 0x01 /* Low byte of current local dma addr RD */ |
34 | 80cabfad | bellard | #define EN0_STARTPG 0x01 /* Starting page of ring bfr WR */ |
35 | 80cabfad | bellard | #define EN0_CLDAHI 0x02 /* High byte of current local dma addr RD */ |
36 | 80cabfad | bellard | #define EN0_STOPPG 0x02 /* Ending page +1 of ring bfr WR */ |
37 | 80cabfad | bellard | #define EN0_BOUNDARY 0x03 /* Boundary page of ring bfr RD WR */ |
38 | 80cabfad | bellard | #define EN0_TSR 0x04 /* Transmit status reg RD */ |
39 | 80cabfad | bellard | #define EN0_TPSR 0x04 /* Transmit starting page WR */ |
40 | 80cabfad | bellard | #define EN0_NCR 0x05 /* Number of collision reg RD */ |
41 | 80cabfad | bellard | #define EN0_TCNTLO 0x05 /* Low byte of tx byte count WR */ |
42 | 80cabfad | bellard | #define EN0_FIFO 0x06 /* FIFO RD */ |
43 | 80cabfad | bellard | #define EN0_TCNTHI 0x06 /* High byte of tx byte count WR */ |
44 | 80cabfad | bellard | #define EN0_ISR 0x07 /* Interrupt status reg RD WR */ |
45 | 80cabfad | bellard | #define EN0_CRDALO 0x08 /* low byte of current remote dma address RD */ |
46 | 80cabfad | bellard | #define EN0_RSARLO 0x08 /* Remote start address reg 0 */ |
47 | 80cabfad | bellard | #define EN0_CRDAHI 0x09 /* high byte, current remote dma address RD */ |
48 | 80cabfad | bellard | #define EN0_RSARHI 0x09 /* Remote start address reg 1 */ |
49 | 80cabfad | bellard | #define EN0_RCNTLO 0x0a /* Remote byte count reg WR */ |
50 | 80cabfad | bellard | #define EN0_RCNTHI 0x0b /* Remote byte count reg WR */ |
51 | 80cabfad | bellard | #define EN0_RSR 0x0c /* rx status reg RD */ |
52 | 80cabfad | bellard | #define EN0_RXCR 0x0c /* RX configuration reg WR */ |
53 | 80cabfad | bellard | #define EN0_TXCR 0x0d /* TX configuration reg WR */ |
54 | 80cabfad | bellard | #define EN0_COUNTER0 0x0d /* Rcv alignment error counter RD */ |
55 | 80cabfad | bellard | #define EN0_DCFG 0x0e /* Data configuration reg WR */ |
56 | 80cabfad | bellard | #define EN0_COUNTER1 0x0e /* Rcv CRC error counter RD */ |
57 | 80cabfad | bellard | #define EN0_IMR 0x0f /* Interrupt mask reg WR */ |
58 | 80cabfad | bellard | #define EN0_COUNTER2 0x0f /* Rcv missed frame error counter RD */ |
59 | 80cabfad | bellard | |
60 | 80cabfad | bellard | #define EN1_PHYS 0x11 |
61 | 80cabfad | bellard | #define EN1_CURPAG 0x17 |
62 | 80cabfad | bellard | #define EN1_MULT 0x18 |
63 | 80cabfad | bellard | |
64 | 80cabfad | bellard | /* Register accessed at EN_CMD, the 8390 base addr. */
|
65 | 80cabfad | bellard | #define E8390_STOP 0x01 /* Stop and reset the chip */ |
66 | 80cabfad | bellard | #define E8390_START 0x02 /* Start the chip, clear reset */ |
67 | 80cabfad | bellard | #define E8390_TRANS 0x04 /* Transmit a frame */ |
68 | 80cabfad | bellard | #define E8390_RREAD 0x08 /* Remote read */ |
69 | 80cabfad | bellard | #define E8390_RWRITE 0x10 /* Remote write */ |
70 | 80cabfad | bellard | #define E8390_NODMA 0x20 /* Remote DMA */ |
71 | 80cabfad | bellard | #define E8390_PAGE0 0x00 /* Select page chip registers */ |
72 | 80cabfad | bellard | #define E8390_PAGE1 0x40 /* using the two high-order bits */ |
73 | 80cabfad | bellard | #define E8390_PAGE2 0x80 /* Page 3 is invalid. */ |
74 | 80cabfad | bellard | |
75 | 80cabfad | bellard | /* Bits in EN0_ISR - Interrupt status register */
|
76 | 80cabfad | bellard | #define ENISR_RX 0x01 /* Receiver, no error */ |
77 | 80cabfad | bellard | #define ENISR_TX 0x02 /* Transmitter, no error */ |
78 | 80cabfad | bellard | #define ENISR_RX_ERR 0x04 /* Receiver, with error */ |
79 | 80cabfad | bellard | #define ENISR_TX_ERR 0x08 /* Transmitter, with error */ |
80 | 80cabfad | bellard | #define ENISR_OVER 0x10 /* Receiver overwrote the ring */ |
81 | 80cabfad | bellard | #define ENISR_COUNTERS 0x20 /* Counters need emptying */ |
82 | 80cabfad | bellard | #define ENISR_RDC 0x40 /* remote dma complete */ |
83 | 80cabfad | bellard | #define ENISR_RESET 0x80 /* Reset completed */ |
84 | 80cabfad | bellard | #define ENISR_ALL 0x3f /* Interrupts we will enable */ |
85 | 80cabfad | bellard | |
86 | 80cabfad | bellard | /* Bits in received packet status byte and EN0_RSR*/
|
87 | 80cabfad | bellard | #define ENRSR_RXOK 0x01 /* Received a good packet */ |
88 | 80cabfad | bellard | #define ENRSR_CRC 0x02 /* CRC error */ |
89 | 80cabfad | bellard | #define ENRSR_FAE 0x04 /* frame alignment error */ |
90 | 80cabfad | bellard | #define ENRSR_FO 0x08 /* FIFO overrun */ |
91 | 80cabfad | bellard | #define ENRSR_MPA 0x10 /* missed pkt */ |
92 | 80cabfad | bellard | #define ENRSR_PHY 0x20 /* physical/multicast address */ |
93 | 80cabfad | bellard | #define ENRSR_DIS 0x40 /* receiver disable. set in monitor mode */ |
94 | 80cabfad | bellard | #define ENRSR_DEF 0x80 /* deferring */ |
95 | 80cabfad | bellard | |
96 | 80cabfad | bellard | /* Transmitted packet status, EN0_TSR. */
|
97 | 80cabfad | bellard | #define ENTSR_PTX 0x01 /* Packet transmitted without error */ |
98 | 80cabfad | bellard | #define ENTSR_ND 0x02 /* The transmit wasn't deferred. */ |
99 | 80cabfad | bellard | #define ENTSR_COL 0x04 /* The transmit collided at least once. */ |
100 | 80cabfad | bellard | #define ENTSR_ABT 0x08 /* The transmit collided 16 times, and was deferred. */ |
101 | 80cabfad | bellard | #define ENTSR_CRS 0x10 /* The carrier sense was lost. */ |
102 | 80cabfad | bellard | #define ENTSR_FU 0x20 /* A "FIFO underrun" occurred during transmit. */ |
103 | 80cabfad | bellard | #define ENTSR_CDH 0x40 /* The collision detect "heartbeat" signal was lost. */ |
104 | 80cabfad | bellard | #define ENTSR_OWC 0x80 /* There was an out-of-window collision. */ |
105 | 80cabfad | bellard | |
106 | ee9dbb29 | bellard | #define NE2000_PMEM_SIZE (32*1024) |
107 | ee9dbb29 | bellard | #define NE2000_PMEM_START (16*1024) |
108 | ee9dbb29 | bellard | #define NE2000_PMEM_END (NE2000_PMEM_SIZE+NE2000_PMEM_START)
|
109 | ee9dbb29 | bellard | #define NE2000_MEM_SIZE NE2000_PMEM_END
|
110 | 80cabfad | bellard | |
111 | 80cabfad | bellard | typedef struct NE2000State { |
112 | 80cabfad | bellard | uint8_t cmd; |
113 | 80cabfad | bellard | uint32_t start; |
114 | 80cabfad | bellard | uint32_t stop; |
115 | 80cabfad | bellard | uint8_t boundary; |
116 | 80cabfad | bellard | uint8_t tsr; |
117 | 80cabfad | bellard | uint8_t tpsr; |
118 | 80cabfad | bellard | uint16_t tcnt; |
119 | 80cabfad | bellard | uint16_t rcnt; |
120 | 80cabfad | bellard | uint32_t rsar; |
121 | 80cabfad | bellard | uint8_t isr; |
122 | 80cabfad | bellard | uint8_t dcfg; |
123 | 80cabfad | bellard | uint8_t imr; |
124 | 80cabfad | bellard | uint8_t phys[6]; /* mac address */ |
125 | 80cabfad | bellard | uint8_t curpag; |
126 | 80cabfad | bellard | uint8_t mult[8]; /* multicast mask array */ |
127 | 80cabfad | bellard | int irq;
|
128 | b41a2cd1 | bellard | NetDriverState *nd; |
129 | 80cabfad | bellard | uint8_t mem[NE2000_MEM_SIZE]; |
130 | 80cabfad | bellard | } NE2000State; |
131 | 80cabfad | bellard | |
132 | 80cabfad | bellard | static void ne2000_reset(NE2000State *s) |
133 | 80cabfad | bellard | { |
134 | 80cabfad | bellard | int i;
|
135 | 80cabfad | bellard | |
136 | 80cabfad | bellard | s->isr = ENISR_RESET; |
137 | b41a2cd1 | bellard | memcpy(s->mem, s->nd->macaddr, 6);
|
138 | 80cabfad | bellard | s->mem[14] = 0x57; |
139 | 80cabfad | bellard | s->mem[15] = 0x57; |
140 | 80cabfad | bellard | |
141 | 80cabfad | bellard | /* duplicate prom data */
|
142 | 80cabfad | bellard | for(i = 15;i >= 0; i--) { |
143 | 80cabfad | bellard | s->mem[2 * i] = s->mem[i];
|
144 | 80cabfad | bellard | s->mem[2 * i + 1] = s->mem[i]; |
145 | 80cabfad | bellard | } |
146 | 80cabfad | bellard | } |
147 | 80cabfad | bellard | |
148 | 80cabfad | bellard | static void ne2000_update_irq(NE2000State *s) |
149 | 80cabfad | bellard | { |
150 | 80cabfad | bellard | int isr;
|
151 | 80cabfad | bellard | isr = s->isr & s->imr; |
152 | a541f297 | bellard | #if defined(DEBUG_NE2000)
|
153 | a541f297 | bellard | printf("NE2000: Set IRQ line %d to %d (%02x %02x)\n",
|
154 | a541f297 | bellard | s->irq, isr ? 1 : 0, s->isr, s->imr); |
155 | a541f297 | bellard | #endif
|
156 | 80cabfad | bellard | if (isr)
|
157 | 80cabfad | bellard | pic_set_irq(s->irq, 1);
|
158 | 80cabfad | bellard | else
|
159 | 80cabfad | bellard | pic_set_irq(s->irq, 0);
|
160 | 80cabfad | bellard | } |
161 | 80cabfad | bellard | |
162 | b41a2cd1 | bellard | /* return the max buffer size if the NE2000 can receive more data */
|
163 | b41a2cd1 | bellard | static int ne2000_can_receive(void *opaque) |
164 | 80cabfad | bellard | { |
165 | b41a2cd1 | bellard | NE2000State *s = opaque; |
166 | 80cabfad | bellard | int avail, index, boundary;
|
167 | 80cabfad | bellard | |
168 | 80cabfad | bellard | if (s->cmd & E8390_STOP)
|
169 | 80cabfad | bellard | return 0; |
170 | 80cabfad | bellard | index = s->curpag << 8;
|
171 | 80cabfad | bellard | boundary = s->boundary << 8;
|
172 | 80cabfad | bellard | if (index < boundary)
|
173 | 80cabfad | bellard | avail = boundary - index; |
174 | 80cabfad | bellard | else
|
175 | 80cabfad | bellard | avail = (s->stop - s->start) - (index - boundary); |
176 | 80cabfad | bellard | if (avail < (MAX_ETH_FRAME_SIZE + 4)) |
177 | 80cabfad | bellard | return 0; |
178 | b41a2cd1 | bellard | return MAX_ETH_FRAME_SIZE;
|
179 | 80cabfad | bellard | } |
180 | 80cabfad | bellard | |
181 | b41a2cd1 | bellard | #define MIN_BUF_SIZE 60 |
182 | b41a2cd1 | bellard | |
183 | b41a2cd1 | bellard | static void ne2000_receive(void *opaque, const uint8_t *buf, int size) |
184 | 80cabfad | bellard | { |
185 | b41a2cd1 | bellard | NE2000State *s = opaque; |
186 | 80cabfad | bellard | uint8_t *p; |
187 | 80cabfad | bellard | int total_len, next, avail, len, index;
|
188 | b41a2cd1 | bellard | uint8_t buf1[60];
|
189 | b41a2cd1 | bellard | |
190 | 80cabfad | bellard | #if defined(DEBUG_NE2000)
|
191 | 80cabfad | bellard | printf("NE2000: received len=%d\n", size);
|
192 | 80cabfad | bellard | #endif
|
193 | 80cabfad | bellard | |
194 | b41a2cd1 | bellard | /* if too small buffer, then expand it */
|
195 | b41a2cd1 | bellard | if (size < MIN_BUF_SIZE) {
|
196 | b41a2cd1 | bellard | memcpy(buf1, buf, size); |
197 | b41a2cd1 | bellard | memset(buf1 + size, 0, MIN_BUF_SIZE - size);
|
198 | b41a2cd1 | bellard | buf = buf1; |
199 | b41a2cd1 | bellard | size = MIN_BUF_SIZE; |
200 | b41a2cd1 | bellard | } |
201 | b41a2cd1 | bellard | |
202 | 80cabfad | bellard | index = s->curpag << 8;
|
203 | 80cabfad | bellard | /* 4 bytes for header */
|
204 | 80cabfad | bellard | total_len = size + 4;
|
205 | 80cabfad | bellard | /* address for next packet (4 bytes for CRC) */
|
206 | 80cabfad | bellard | next = index + ((total_len + 4 + 255) & ~0xff); |
207 | 80cabfad | bellard | if (next >= s->stop)
|
208 | 80cabfad | bellard | next -= (s->stop - s->start); |
209 | 80cabfad | bellard | /* prepare packet header */
|
210 | 80cabfad | bellard | p = s->mem + index; |
211 | 80cabfad | bellard | p[0] = ENRSR_RXOK; /* receive status */ |
212 | 80cabfad | bellard | p[1] = next >> 8; |
213 | 80cabfad | bellard | p[2] = total_len;
|
214 | 80cabfad | bellard | p[3] = total_len >> 8; |
215 | 80cabfad | bellard | index += 4;
|
216 | 80cabfad | bellard | |
217 | 80cabfad | bellard | /* write packet data */
|
218 | 80cabfad | bellard | while (size > 0) { |
219 | 80cabfad | bellard | avail = s->stop - index; |
220 | 80cabfad | bellard | len = size; |
221 | 80cabfad | bellard | if (len > avail)
|
222 | 80cabfad | bellard | len = avail; |
223 | 80cabfad | bellard | memcpy(s->mem + index, buf, len); |
224 | 80cabfad | bellard | buf += len; |
225 | 80cabfad | bellard | index += len; |
226 | 80cabfad | bellard | if (index == s->stop)
|
227 | 80cabfad | bellard | index = s->start; |
228 | 80cabfad | bellard | size -= len; |
229 | 80cabfad | bellard | } |
230 | 80cabfad | bellard | s->curpag = next >> 8;
|
231 | 80cabfad | bellard | |
232 | 80cabfad | bellard | /* now we can signal we have receive something */
|
233 | 80cabfad | bellard | s->isr |= ENISR_RX; |
234 | 80cabfad | bellard | ne2000_update_irq(s); |
235 | 80cabfad | bellard | } |
236 | 80cabfad | bellard | |
237 | b41a2cd1 | bellard | static void ne2000_ioport_write(void *opaque, uint32_t addr, uint32_t val) |
238 | 80cabfad | bellard | { |
239 | b41a2cd1 | bellard | NE2000State *s = opaque; |
240 | 80cabfad | bellard | int offset, page;
|
241 | 80cabfad | bellard | |
242 | 80cabfad | bellard | addr &= 0xf;
|
243 | 80cabfad | bellard | #ifdef DEBUG_NE2000
|
244 | 80cabfad | bellard | printf("NE2000: write addr=0x%x val=0x%02x\n", addr, val);
|
245 | 80cabfad | bellard | #endif
|
246 | 80cabfad | bellard | if (addr == E8390_CMD) {
|
247 | 80cabfad | bellard | /* control register */
|
248 | 80cabfad | bellard | s->cmd = val; |
249 | 80cabfad | bellard | if (val & E8390_START) {
|
250 | ee9dbb29 | bellard | s->isr &= ~ENISR_RESET; |
251 | 80cabfad | bellard | /* test specific case: zero length transfert */
|
252 | 80cabfad | bellard | if ((val & (E8390_RREAD | E8390_RWRITE)) &&
|
253 | 80cabfad | bellard | s->rcnt == 0) {
|
254 | 80cabfad | bellard | s->isr |= ENISR_RDC; |
255 | 80cabfad | bellard | ne2000_update_irq(s); |
256 | 80cabfad | bellard | } |
257 | 80cabfad | bellard | if (val & E8390_TRANS) {
|
258 | ee9dbb29 | bellard | qemu_send_packet(s->nd, s->mem + (s->tpsr << 8), s->tcnt);
|
259 | 80cabfad | bellard | /* signal end of transfert */
|
260 | 80cabfad | bellard | s->tsr = ENTSR_PTX; |
261 | 80cabfad | bellard | s->isr |= ENISR_TX; |
262 | 80cabfad | bellard | ne2000_update_irq(s); |
263 | 80cabfad | bellard | } |
264 | 80cabfad | bellard | } |
265 | 80cabfad | bellard | } else {
|
266 | 80cabfad | bellard | page = s->cmd >> 6;
|
267 | 80cabfad | bellard | offset = addr | (page << 4);
|
268 | 80cabfad | bellard | switch(offset) {
|
269 | 80cabfad | bellard | case EN0_STARTPG:
|
270 | 80cabfad | bellard | s->start = val << 8;
|
271 | 80cabfad | bellard | break;
|
272 | 80cabfad | bellard | case EN0_STOPPG:
|
273 | 80cabfad | bellard | s->stop = val << 8;
|
274 | 80cabfad | bellard | break;
|
275 | 80cabfad | bellard | case EN0_BOUNDARY:
|
276 | 80cabfad | bellard | s->boundary = val; |
277 | 80cabfad | bellard | break;
|
278 | 80cabfad | bellard | case EN0_IMR:
|
279 | 80cabfad | bellard | s->imr = val; |
280 | 80cabfad | bellard | ne2000_update_irq(s); |
281 | 80cabfad | bellard | break;
|
282 | 80cabfad | bellard | case EN0_TPSR:
|
283 | 80cabfad | bellard | s->tpsr = val; |
284 | 80cabfad | bellard | break;
|
285 | 80cabfad | bellard | case EN0_TCNTLO:
|
286 | 80cabfad | bellard | s->tcnt = (s->tcnt & 0xff00) | val;
|
287 | 80cabfad | bellard | break;
|
288 | 80cabfad | bellard | case EN0_TCNTHI:
|
289 | 80cabfad | bellard | s->tcnt = (s->tcnt & 0x00ff) | (val << 8); |
290 | 80cabfad | bellard | break;
|
291 | 80cabfad | bellard | case EN0_RSARLO:
|
292 | 80cabfad | bellard | s->rsar = (s->rsar & 0xff00) | val;
|
293 | 80cabfad | bellard | break;
|
294 | 80cabfad | bellard | case EN0_RSARHI:
|
295 | 80cabfad | bellard | s->rsar = (s->rsar & 0x00ff) | (val << 8); |
296 | 80cabfad | bellard | break;
|
297 | 80cabfad | bellard | case EN0_RCNTLO:
|
298 | 80cabfad | bellard | s->rcnt = (s->rcnt & 0xff00) | val;
|
299 | 80cabfad | bellard | break;
|
300 | 80cabfad | bellard | case EN0_RCNTHI:
|
301 | 80cabfad | bellard | s->rcnt = (s->rcnt & 0x00ff) | (val << 8); |
302 | 80cabfad | bellard | break;
|
303 | 80cabfad | bellard | case EN0_DCFG:
|
304 | 80cabfad | bellard | s->dcfg = val; |
305 | 80cabfad | bellard | break;
|
306 | 80cabfad | bellard | case EN0_ISR:
|
307 | ee9dbb29 | bellard | s->isr &= ~(val & 0x7f);
|
308 | 80cabfad | bellard | ne2000_update_irq(s); |
309 | 80cabfad | bellard | break;
|
310 | 80cabfad | bellard | case EN1_PHYS ... EN1_PHYS + 5: |
311 | 80cabfad | bellard | s->phys[offset - EN1_PHYS] = val; |
312 | 80cabfad | bellard | break;
|
313 | 80cabfad | bellard | case EN1_CURPAG:
|
314 | 80cabfad | bellard | s->curpag = val; |
315 | 80cabfad | bellard | break;
|
316 | 80cabfad | bellard | case EN1_MULT ... EN1_MULT + 7: |
317 | 80cabfad | bellard | s->mult[offset - EN1_MULT] = val; |
318 | 80cabfad | bellard | break;
|
319 | 80cabfad | bellard | } |
320 | 80cabfad | bellard | } |
321 | 80cabfad | bellard | } |
322 | 80cabfad | bellard | |
323 | b41a2cd1 | bellard | static uint32_t ne2000_ioport_read(void *opaque, uint32_t addr) |
324 | 80cabfad | bellard | { |
325 | b41a2cd1 | bellard | NE2000State *s = opaque; |
326 | 80cabfad | bellard | int offset, page, ret;
|
327 | 80cabfad | bellard | |
328 | 80cabfad | bellard | addr &= 0xf;
|
329 | 80cabfad | bellard | if (addr == E8390_CMD) {
|
330 | 80cabfad | bellard | ret = s->cmd; |
331 | 80cabfad | bellard | } else {
|
332 | 80cabfad | bellard | page = s->cmd >> 6;
|
333 | 80cabfad | bellard | offset = addr | (page << 4);
|
334 | 80cabfad | bellard | switch(offset) {
|
335 | 80cabfad | bellard | case EN0_TSR:
|
336 | 80cabfad | bellard | ret = s->tsr; |
337 | 80cabfad | bellard | break;
|
338 | 80cabfad | bellard | case EN0_BOUNDARY:
|
339 | 80cabfad | bellard | ret = s->boundary; |
340 | 80cabfad | bellard | break;
|
341 | 80cabfad | bellard | case EN0_ISR:
|
342 | 80cabfad | bellard | ret = s->isr; |
343 | 80cabfad | bellard | break;
|
344 | ee9dbb29 | bellard | case EN0_RSARLO:
|
345 | ee9dbb29 | bellard | ret = s->rsar & 0x00ff;
|
346 | ee9dbb29 | bellard | break;
|
347 | ee9dbb29 | bellard | case EN0_RSARHI:
|
348 | ee9dbb29 | bellard | ret = s->rsar >> 8;
|
349 | ee9dbb29 | bellard | break;
|
350 | 80cabfad | bellard | case EN1_PHYS ... EN1_PHYS + 5: |
351 | 80cabfad | bellard | ret = s->phys[offset - EN1_PHYS]; |
352 | 80cabfad | bellard | break;
|
353 | 80cabfad | bellard | case EN1_CURPAG:
|
354 | 80cabfad | bellard | ret = s->curpag; |
355 | 80cabfad | bellard | break;
|
356 | 80cabfad | bellard | case EN1_MULT ... EN1_MULT + 7: |
357 | 80cabfad | bellard | ret = s->mult[offset - EN1_MULT]; |
358 | 80cabfad | bellard | break;
|
359 | 80cabfad | bellard | default:
|
360 | 80cabfad | bellard | ret = 0x00;
|
361 | 80cabfad | bellard | break;
|
362 | 80cabfad | bellard | } |
363 | 80cabfad | bellard | } |
364 | 80cabfad | bellard | #ifdef DEBUG_NE2000
|
365 | 80cabfad | bellard | printf("NE2000: read addr=0x%x val=%02x\n", addr, ret);
|
366 | 80cabfad | bellard | #endif
|
367 | 80cabfad | bellard | return ret;
|
368 | 80cabfad | bellard | } |
369 | 80cabfad | bellard | |
370 | ee9dbb29 | bellard | static inline void ne2000_mem_writeb(NE2000State *s, uint32_t addr, |
371 | ee9dbb29 | bellard | uint32_t val) |
372 | ee9dbb29 | bellard | { |
373 | ee9dbb29 | bellard | if (addr < 32 || |
374 | ee9dbb29 | bellard | (addr >= NE2000_PMEM_START && addr < NE2000_MEM_SIZE)) { |
375 | ee9dbb29 | bellard | s->mem[addr] = val; |
376 | ee9dbb29 | bellard | } |
377 | ee9dbb29 | bellard | } |
378 | ee9dbb29 | bellard | |
379 | ee9dbb29 | bellard | static inline void ne2000_mem_writew(NE2000State *s, uint32_t addr, |
380 | ee9dbb29 | bellard | uint32_t val) |
381 | ee9dbb29 | bellard | { |
382 | ee9dbb29 | bellard | addr &= ~1; /* XXX: check exact behaviour if not even */ |
383 | ee9dbb29 | bellard | if (addr < 32 || |
384 | ee9dbb29 | bellard | (addr >= NE2000_PMEM_START && addr < NE2000_MEM_SIZE)) { |
385 | ee9dbb29 | bellard | s->mem[addr] = val; |
386 | ee9dbb29 | bellard | s->mem[addr + 1] = val >> 8; |
387 | ee9dbb29 | bellard | } |
388 | ee9dbb29 | bellard | } |
389 | ee9dbb29 | bellard | |
390 | ee9dbb29 | bellard | static inline uint32_t ne2000_mem_readb(NE2000State *s, uint32_t addr) |
391 | ee9dbb29 | bellard | { |
392 | ee9dbb29 | bellard | if (addr < 32 || |
393 | ee9dbb29 | bellard | (addr >= NE2000_PMEM_START && addr < NE2000_MEM_SIZE)) { |
394 | ee9dbb29 | bellard | return s->mem[addr];
|
395 | ee9dbb29 | bellard | } else {
|
396 | ee9dbb29 | bellard | return 0xff; |
397 | ee9dbb29 | bellard | } |
398 | ee9dbb29 | bellard | } |
399 | ee9dbb29 | bellard | |
400 | ee9dbb29 | bellard | static inline uint32_t ne2000_mem_readw(NE2000State *s, uint32_t addr) |
401 | ee9dbb29 | bellard | { |
402 | ee9dbb29 | bellard | addr &= ~1; /* XXX: check exact behaviour if not even */ |
403 | ee9dbb29 | bellard | if (addr < 32 || |
404 | ee9dbb29 | bellard | (addr >= NE2000_PMEM_START && addr < NE2000_MEM_SIZE)) { |
405 | ee9dbb29 | bellard | return s->mem[addr] | (s->mem[addr + 1] << 8); |
406 | ee9dbb29 | bellard | } else {
|
407 | ee9dbb29 | bellard | return 0xffff; |
408 | ee9dbb29 | bellard | } |
409 | ee9dbb29 | bellard | } |
410 | ee9dbb29 | bellard | |
411 | b41a2cd1 | bellard | static void ne2000_asic_ioport_write(void *opaque, uint32_t addr, uint32_t val) |
412 | 80cabfad | bellard | { |
413 | b41a2cd1 | bellard | NE2000State *s = opaque; |
414 | 80cabfad | bellard | |
415 | 80cabfad | bellard | #ifdef DEBUG_NE2000
|
416 | 80cabfad | bellard | printf("NE2000: asic write val=0x%04x\n", val);
|
417 | 80cabfad | bellard | #endif
|
418 | ee9dbb29 | bellard | if (s->rcnt == 0) |
419 | ee9dbb29 | bellard | return;
|
420 | 80cabfad | bellard | if (s->dcfg & 0x01) { |
421 | 80cabfad | bellard | /* 16 bit access */
|
422 | ee9dbb29 | bellard | ne2000_mem_writew(s, s->rsar, val); |
423 | 80cabfad | bellard | s->rsar += 2;
|
424 | 80cabfad | bellard | s->rcnt -= 2;
|
425 | 80cabfad | bellard | } else {
|
426 | 80cabfad | bellard | /* 8 bit access */
|
427 | ee9dbb29 | bellard | ne2000_mem_writeb(s, s->rsar, val); |
428 | 80cabfad | bellard | s->rsar++; |
429 | 80cabfad | bellard | s->rcnt--; |
430 | 80cabfad | bellard | } |
431 | 80cabfad | bellard | /* wrap */
|
432 | 80cabfad | bellard | if (s->rsar == s->stop)
|
433 | 80cabfad | bellard | s->rsar = s->start; |
434 | 80cabfad | bellard | if (s->rcnt == 0) { |
435 | 80cabfad | bellard | /* signal end of transfert */
|
436 | 80cabfad | bellard | s->isr |= ENISR_RDC; |
437 | 80cabfad | bellard | ne2000_update_irq(s); |
438 | 80cabfad | bellard | } |
439 | 80cabfad | bellard | } |
440 | 80cabfad | bellard | |
441 | b41a2cd1 | bellard | static uint32_t ne2000_asic_ioport_read(void *opaque, uint32_t addr) |
442 | 80cabfad | bellard | { |
443 | b41a2cd1 | bellard | NE2000State *s = opaque; |
444 | 80cabfad | bellard | int ret;
|
445 | 80cabfad | bellard | |
446 | 80cabfad | bellard | if (s->dcfg & 0x01) { |
447 | 80cabfad | bellard | /* 16 bit access */
|
448 | ee9dbb29 | bellard | ret = ne2000_mem_readw(s, s->rsar); |
449 | 80cabfad | bellard | s->rsar += 2;
|
450 | 80cabfad | bellard | s->rcnt -= 2;
|
451 | 80cabfad | bellard | } else {
|
452 | 80cabfad | bellard | /* 8 bit access */
|
453 | ee9dbb29 | bellard | ret = ne2000_mem_readb(s, s->rsar); |
454 | 80cabfad | bellard | s->rsar++; |
455 | 80cabfad | bellard | s->rcnt--; |
456 | 80cabfad | bellard | } |
457 | 80cabfad | bellard | /* wrap */
|
458 | 80cabfad | bellard | if (s->rsar == s->stop)
|
459 | 80cabfad | bellard | s->rsar = s->start; |
460 | 80cabfad | bellard | if (s->rcnt == 0) { |
461 | 80cabfad | bellard | /* signal end of transfert */
|
462 | 80cabfad | bellard | s->isr |= ENISR_RDC; |
463 | 80cabfad | bellard | ne2000_update_irq(s); |
464 | 80cabfad | bellard | } |
465 | 80cabfad | bellard | #ifdef DEBUG_NE2000
|
466 | 80cabfad | bellard | printf("NE2000: asic read val=0x%04x\n", ret);
|
467 | 80cabfad | bellard | #endif
|
468 | 80cabfad | bellard | return ret;
|
469 | 80cabfad | bellard | } |
470 | 80cabfad | bellard | |
471 | b41a2cd1 | bellard | static void ne2000_reset_ioport_write(void *opaque, uint32_t addr, uint32_t val) |
472 | 80cabfad | bellard | { |
473 | 80cabfad | bellard | /* nothing to do (end of reset pulse) */
|
474 | 80cabfad | bellard | } |
475 | 80cabfad | bellard | |
476 | b41a2cd1 | bellard | static uint32_t ne2000_reset_ioport_read(void *opaque, uint32_t addr) |
477 | 80cabfad | bellard | { |
478 | b41a2cd1 | bellard | NE2000State *s = opaque; |
479 | 80cabfad | bellard | ne2000_reset(s); |
480 | 80cabfad | bellard | return 0; |
481 | 80cabfad | bellard | } |
482 | 80cabfad | bellard | |
483 | b41a2cd1 | bellard | void ne2000_init(int base, int irq, NetDriverState *nd) |
484 | 80cabfad | bellard | { |
485 | b41a2cd1 | bellard | NE2000State *s; |
486 | 80cabfad | bellard | |
487 | b41a2cd1 | bellard | s = qemu_mallocz(sizeof(NE2000State));
|
488 | b41a2cd1 | bellard | if (!s)
|
489 | b41a2cd1 | bellard | return;
|
490 | b41a2cd1 | bellard | |
491 | b41a2cd1 | bellard | register_ioport_write(base, 16, 1, ne2000_ioport_write, s); |
492 | b41a2cd1 | bellard | register_ioport_read(base, 16, 1, ne2000_ioport_read, s); |
493 | 80cabfad | bellard | |
494 | b41a2cd1 | bellard | register_ioport_write(base + 0x10, 1, 1, ne2000_asic_ioport_write, s); |
495 | b41a2cd1 | bellard | register_ioport_read(base + 0x10, 1, 1, ne2000_asic_ioport_read, s); |
496 | b41a2cd1 | bellard | register_ioport_write(base + 0x10, 2, 2, ne2000_asic_ioport_write, s); |
497 | b41a2cd1 | bellard | register_ioport_read(base + 0x10, 2, 2, ne2000_asic_ioport_read, s); |
498 | 80cabfad | bellard | |
499 | b41a2cd1 | bellard | register_ioport_write(base + 0x1f, 1, 1, ne2000_reset_ioport_write, s); |
500 | b41a2cd1 | bellard | register_ioport_read(base + 0x1f, 1, 1, ne2000_reset_ioport_read, s); |
501 | 80cabfad | bellard | s->irq = irq; |
502 | b41a2cd1 | bellard | s->nd = nd; |
503 | 80cabfad | bellard | |
504 | 80cabfad | bellard | ne2000_reset(s); |
505 | b41a2cd1 | bellard | |
506 | ee9dbb29 | bellard | qemu_add_read_packet(nd, ne2000_can_receive, ne2000_receive, s); |
507 | 80cabfad | bellard | } |