root / dis-asm.h @ fe1e3ce3
History | View | Annotate | Download (15.4 kB)
1 | dc99065b | bellard | /* Interface between the opcode library and its callers.
|
---|---|---|---|
2 | dc99065b | bellard | Written by Cygnus Support, 1993.
|
3 | dc99065b | bellard | |
4 | dc99065b | bellard | The opcode library (libopcodes.a) provides instruction decoders for
|
5 | dc99065b | bellard | a large variety of instruction sets, callable with an identical
|
6 | dc99065b | bellard | interface, for making instruction-processing programs more independent
|
7 | dc99065b | bellard | of the instruction set being processed. */
|
8 | dc99065b | bellard | |
9 | dc99065b | bellard | #ifndef DIS_ASM_H
|
10 | dc99065b | bellard | #define DIS_ASM_H
|
11 | dc99065b | bellard | |
12 | dc99065b | bellard | #include <stdio.h> |
13 | 04369ff2 | bellard | #include <string.h> |
14 | 43d4145a | bellard | #include <inttypes.h> |
15 | 43d4145a | bellard | |
16 | 43d4145a | bellard | #define PARAMS(x) x
|
17 | 43d4145a | bellard | typedef void *PTR; |
18 | 43d4145a | bellard | typedef uint64_t bfd_vma;
|
19 | 43d4145a | bellard | typedef uint8_t bfd_byte;
|
20 | 43d4145a | bellard | |
21 | 43d4145a | bellard | enum bfd_flavour {
|
22 | 43d4145a | bellard | bfd_target_unknown_flavour, |
23 | 43d4145a | bellard | bfd_target_aout_flavour, |
24 | 43d4145a | bellard | bfd_target_coff_flavour, |
25 | 43d4145a | bellard | bfd_target_ecoff_flavour, |
26 | 43d4145a | bellard | bfd_target_elf_flavour, |
27 | 43d4145a | bellard | bfd_target_ieee_flavour, |
28 | 43d4145a | bellard | bfd_target_nlm_flavour, |
29 | 43d4145a | bellard | bfd_target_oasys_flavour, |
30 | 43d4145a | bellard | bfd_target_tekhex_flavour, |
31 | 43d4145a | bellard | bfd_target_srec_flavour, |
32 | 43d4145a | bellard | bfd_target_ihex_flavour, |
33 | 43d4145a | bellard | bfd_target_som_flavour, |
34 | 43d4145a | bellard | bfd_target_os9k_flavour, |
35 | 43d4145a | bellard | bfd_target_versados_flavour, |
36 | 43d4145a | bellard | bfd_target_msdos_flavour, |
37 | 43d4145a | bellard | bfd_target_evax_flavour |
38 | 43d4145a | bellard | }; |
39 | 43d4145a | bellard | |
40 | 43d4145a | bellard | enum bfd_endian { BFD_ENDIAN_BIG, BFD_ENDIAN_LITTLE, BFD_ENDIAN_UNKNOWN };
|
41 | 43d4145a | bellard | |
42 | 43d4145a | bellard | enum bfd_architecture
|
43 | 43d4145a | bellard | { |
44 | 43d4145a | bellard | bfd_arch_unknown, /* File arch not known */
|
45 | 43d4145a | bellard | bfd_arch_obscure, /* Arch known, not one of these */
|
46 | 43d4145a | bellard | bfd_arch_m68k, /* Motorola 68xxx */
|
47 | 43d4145a | bellard | #define bfd_mach_m68000 1 |
48 | 43d4145a | bellard | #define bfd_mach_m68008 2 |
49 | 43d4145a | bellard | #define bfd_mach_m68010 3 |
50 | 43d4145a | bellard | #define bfd_mach_m68020 4 |
51 | 43d4145a | bellard | #define bfd_mach_m68030 5 |
52 | 43d4145a | bellard | #define bfd_mach_m68040 6 |
53 | 43d4145a | bellard | #define bfd_mach_m68060 7 |
54 | 43d4145a | bellard | bfd_arch_vax, /* DEC Vax */
|
55 | 43d4145a | bellard | bfd_arch_i960, /* Intel 960 */
|
56 | 43d4145a | bellard | /* The order of the following is important.
|
57 | 43d4145a | bellard | lower number indicates a machine type that
|
58 | 43d4145a | bellard | only accepts a subset of the instructions
|
59 | 43d4145a | bellard | available to machines with higher numbers.
|
60 | 43d4145a | bellard | The exception is the "ca", which is
|
61 | 43d4145a | bellard | incompatible with all other machines except
|
62 | 43d4145a | bellard | "core". */
|
63 | 43d4145a | bellard | |
64 | 43d4145a | bellard | #define bfd_mach_i960_core 1 |
65 | 43d4145a | bellard | #define bfd_mach_i960_ka_sa 2 |
66 | 43d4145a | bellard | #define bfd_mach_i960_kb_sb 3 |
67 | 43d4145a | bellard | #define bfd_mach_i960_mc 4 |
68 | 43d4145a | bellard | #define bfd_mach_i960_xa 5 |
69 | 43d4145a | bellard | #define bfd_mach_i960_ca 6 |
70 | 43d4145a | bellard | #define bfd_mach_i960_jx 7 |
71 | 43d4145a | bellard | #define bfd_mach_i960_hx 8 |
72 | 43d4145a | bellard | |
73 | 43d4145a | bellard | bfd_arch_a29k, /* AMD 29000 */
|
74 | 43d4145a | bellard | bfd_arch_sparc, /* SPARC */
|
75 | 43d4145a | bellard | #define bfd_mach_sparc 1 |
76 | 43d4145a | bellard | /* The difference between v8plus and v9 is that v9 is a true 64 bit env. */
|
77 | 43d4145a | bellard | #define bfd_mach_sparc_sparclet 2 |
78 | 43d4145a | bellard | #define bfd_mach_sparc_sparclite 3 |
79 | 43d4145a | bellard | #define bfd_mach_sparc_v8plus 4 |
80 | 43d4145a | bellard | #define bfd_mach_sparc_v8plusa 5 /* with ultrasparc add'ns */ |
81 | 43d4145a | bellard | #define bfd_mach_sparc_v9 6 |
82 | 43d4145a | bellard | #define bfd_mach_sparc_v9a 7 /* with ultrasparc add'ns */ |
83 | 43d4145a | bellard | /* Nonzero if MACH has the v9 instruction set. */
|
84 | 43d4145a | bellard | #define bfd_mach_sparc_v9_p(mach) \
|
85 | 43d4145a | bellard | ((mach) >= bfd_mach_sparc_v8plus && (mach) <= bfd_mach_sparc_v9a) |
86 | 43d4145a | bellard | bfd_arch_mips, /* MIPS Rxxxx */
|
87 | 43d4145a | bellard | #define bfd_mach_mips3000 3000 |
88 | 43d4145a | bellard | #define bfd_mach_mips3900 3900 |
89 | 43d4145a | bellard | #define bfd_mach_mips4000 4000 |
90 | 43d4145a | bellard | #define bfd_mach_mips4010 4010 |
91 | 43d4145a | bellard | #define bfd_mach_mips4100 4100 |
92 | 43d4145a | bellard | #define bfd_mach_mips4300 4300 |
93 | 43d4145a | bellard | #define bfd_mach_mips4400 4400 |
94 | 43d4145a | bellard | #define bfd_mach_mips4600 4600 |
95 | 43d4145a | bellard | #define bfd_mach_mips4650 4650 |
96 | 43d4145a | bellard | #define bfd_mach_mips5000 5000 |
97 | 43d4145a | bellard | #define bfd_mach_mips6000 6000 |
98 | 43d4145a | bellard | #define bfd_mach_mips8000 8000 |
99 | 43d4145a | bellard | #define bfd_mach_mips10000 10000 |
100 | 43d4145a | bellard | #define bfd_mach_mips16 16 |
101 | 43d4145a | bellard | bfd_arch_i386, /* Intel 386 */
|
102 | 43d4145a | bellard | #define bfd_mach_i386_i386 0 |
103 | 43d4145a | bellard | #define bfd_mach_i386_i8086 1 |
104 | 43d4145a | bellard | bfd_arch_we32k, /* AT&T WE32xxx */
|
105 | 43d4145a | bellard | bfd_arch_tahoe, /* CCI/Harris Tahoe */
|
106 | 43d4145a | bellard | bfd_arch_i860, /* Intel 860 */
|
107 | 43d4145a | bellard | bfd_arch_romp, /* IBM ROMP PC/RT */
|
108 | 43d4145a | bellard | bfd_arch_alliant, /* Alliant */
|
109 | 43d4145a | bellard | bfd_arch_convex, /* Convex */
|
110 | 43d4145a | bellard | bfd_arch_m88k, /* Motorola 88xxx */
|
111 | 43d4145a | bellard | bfd_arch_pyramid, /* Pyramid Technology */
|
112 | 43d4145a | bellard | bfd_arch_h8300, /* Hitachi H8/300 */
|
113 | 43d4145a | bellard | #define bfd_mach_h8300 1 |
114 | 43d4145a | bellard | #define bfd_mach_h8300h 2 |
115 | 43d4145a | bellard | #define bfd_mach_h8300s 3 |
116 | 43d4145a | bellard | bfd_arch_powerpc, /* PowerPC */
|
117 | 43d4145a | bellard | bfd_arch_rs6000, /* IBM RS/6000 */
|
118 | 43d4145a | bellard | bfd_arch_hppa, /* HP PA RISC */
|
119 | 43d4145a | bellard | bfd_arch_d10v, /* Mitsubishi D10V */
|
120 | 43d4145a | bellard | bfd_arch_z8k, /* Zilog Z8000 */
|
121 | 43d4145a | bellard | #define bfd_mach_z8001 1 |
122 | 43d4145a | bellard | #define bfd_mach_z8002 2 |
123 | 43d4145a | bellard | bfd_arch_h8500, /* Hitachi H8/500 */
|
124 | 43d4145a | bellard | bfd_arch_sh, /* Hitachi SH */
|
125 | 43d4145a | bellard | #define bfd_mach_sh 0 |
126 | 43d4145a | bellard | #define bfd_mach_sh3 0x30 |
127 | 43d4145a | bellard | #define bfd_mach_sh3e 0x3e |
128 | 43d4145a | bellard | #define bfd_mach_sh4 0x40 |
129 | 43d4145a | bellard | bfd_arch_alpha, /* Dec Alpha */
|
130 | 43d4145a | bellard | bfd_arch_arm, /* Advanced Risc Machines ARM */
|
131 | 43d4145a | bellard | #define bfd_mach_arm_2 1 |
132 | 43d4145a | bellard | #define bfd_mach_arm_2a 2 |
133 | 43d4145a | bellard | #define bfd_mach_arm_3 3 |
134 | 43d4145a | bellard | #define bfd_mach_arm_3M 4 |
135 | 43d4145a | bellard | #define bfd_mach_arm_4 5 |
136 | 43d4145a | bellard | #define bfd_mach_arm_4T 6 |
137 | 43d4145a | bellard | bfd_arch_ns32k, /* National Semiconductors ns32000 */
|
138 | 43d4145a | bellard | bfd_arch_w65, /* WDC 65816 */
|
139 | 43d4145a | bellard | bfd_arch_tic30, /* Texas Instruments TMS320C30 */
|
140 | 43d4145a | bellard | bfd_arch_v850, /* NEC V850 */
|
141 | 43d4145a | bellard | #define bfd_mach_v850 0 |
142 | 43d4145a | bellard | bfd_arch_arc, /* Argonaut RISC Core */
|
143 | 43d4145a | bellard | #define bfd_mach_arc_base 0 |
144 | 43d4145a | bellard | bfd_arch_m32r, /* Mitsubishi M32R/D */
|
145 | 43d4145a | bellard | #define bfd_mach_m32r 0 /* backwards compatibility */ |
146 | 43d4145a | bellard | bfd_arch_mn10200, /* Matsushita MN10200 */
|
147 | 43d4145a | bellard | bfd_arch_mn10300, /* Matsushita MN10300 */
|
148 | 43d4145a | bellard | bfd_arch_last |
149 | 43d4145a | bellard | }; |
150 | 43d4145a | bellard | |
151 | 43d4145a | bellard | typedef struct symbol_cache_entry |
152 | 43d4145a | bellard | { |
153 | 43d4145a | bellard | const char *name; |
154 | 43d4145a | bellard | union
|
155 | 43d4145a | bellard | { |
156 | 43d4145a | bellard | PTR p; |
157 | 43d4145a | bellard | bfd_vma i; |
158 | 43d4145a | bellard | } udata; |
159 | 43d4145a | bellard | } asymbol; |
160 | dc99065b | bellard | |
161 | dc99065b | bellard | typedef int (*fprintf_ftype) PARAMS((FILE*, const char*, ...)); |
162 | dc99065b | bellard | |
163 | dc99065b | bellard | enum dis_insn_type {
|
164 | dc99065b | bellard | dis_noninsn, /* Not a valid instruction */
|
165 | dc99065b | bellard | dis_nonbranch, /* Not a branch instruction */
|
166 | dc99065b | bellard | dis_branch, /* Unconditional branch */
|
167 | dc99065b | bellard | dis_condbranch, /* Conditional branch */
|
168 | dc99065b | bellard | dis_jsr, /* Jump to subroutine */
|
169 | dc99065b | bellard | dis_condjsr, /* Conditional jump to subroutine */
|
170 | dc99065b | bellard | dis_dref, /* Data reference instruction */
|
171 | dc99065b | bellard | dis_dref2 /* Two data references in instruction */
|
172 | dc99065b | bellard | }; |
173 | dc99065b | bellard | |
174 | dc99065b | bellard | /* This struct is passed into the instruction decoding routine,
|
175 | dc99065b | bellard | and is passed back out into each callback. The various fields are used
|
176 | dc99065b | bellard | for conveying information from your main routine into your callbacks,
|
177 | dc99065b | bellard | for passing information into the instruction decoders (such as the
|
178 | dc99065b | bellard | addresses of the callback functions), or for passing information
|
179 | dc99065b | bellard | back from the instruction decoders to their callers.
|
180 | dc99065b | bellard | |
181 | dc99065b | bellard | It must be initialized before it is first passed; this can be done
|
182 | dc99065b | bellard | by hand, or using one of the initialization macros below. */
|
183 | dc99065b | bellard | |
184 | dc99065b | bellard | typedef struct disassemble_info { |
185 | dc99065b | bellard | fprintf_ftype fprintf_func; |
186 | dc99065b | bellard | FILE *stream; |
187 | dc99065b | bellard | PTR application_data; |
188 | dc99065b | bellard | |
189 | dc99065b | bellard | /* Target description. We could replace this with a pointer to the bfd,
|
190 | dc99065b | bellard | but that would require one. There currently isn't any such requirement
|
191 | dc99065b | bellard | so to avoid introducing one we record these explicitly. */
|
192 | dc99065b | bellard | /* The bfd_flavour. This can be bfd_target_unknown_flavour. */
|
193 | dc99065b | bellard | enum bfd_flavour flavour;
|
194 | dc99065b | bellard | /* The bfd_arch value. */
|
195 | dc99065b | bellard | enum bfd_architecture arch;
|
196 | dc99065b | bellard | /* The bfd_mach value. */
|
197 | dc99065b | bellard | unsigned long mach; |
198 | dc99065b | bellard | /* Endianness (for bi-endian cpus). Mono-endian cpus can ignore this. */
|
199 | dc99065b | bellard | enum bfd_endian endian;
|
200 | dc99065b | bellard | |
201 | dc99065b | bellard | /* An array of pointers to symbols either at the location being disassembled
|
202 | dc99065b | bellard | or at the start of the function being disassembled. The array is sorted
|
203 | dc99065b | bellard | so that the first symbol is intended to be the one used. The others are
|
204 | dc99065b | bellard | present for any misc. purposes. This is not set reliably, but if it is
|
205 | dc99065b | bellard | not NULL, it is correct. */
|
206 | dc99065b | bellard | asymbol **symbols; |
207 | dc99065b | bellard | /* Number of symbols in array. */
|
208 | dc99065b | bellard | int num_symbols;
|
209 | dc99065b | bellard | |
210 | dc99065b | bellard | /* For use by the disassembler.
|
211 | dc99065b | bellard | The top 16 bits are reserved for public use (and are documented here).
|
212 | dc99065b | bellard | The bottom 16 bits are for the internal use of the disassembler. */
|
213 | dc99065b | bellard | unsigned long flags; |
214 | dc99065b | bellard | #define INSN_HAS_RELOC 0x80000000 |
215 | dc99065b | bellard | PTR private_data; |
216 | dc99065b | bellard | |
217 | dc99065b | bellard | /* Function used to get bytes to disassemble. MEMADDR is the
|
218 | dc99065b | bellard | address of the stuff to be disassembled, MYADDR is the address to
|
219 | dc99065b | bellard | put the bytes in, and LENGTH is the number of bytes to read.
|
220 | dc99065b | bellard | INFO is a pointer to this struct.
|
221 | dc99065b | bellard | Returns an errno value or 0 for success. */
|
222 | dc99065b | bellard | int (*read_memory_func)
|
223 | dc99065b | bellard | PARAMS ((bfd_vma memaddr, bfd_byte *myaddr, int length,
|
224 | dc99065b | bellard | struct disassemble_info *info));
|
225 | dc99065b | bellard | |
226 | dc99065b | bellard | /* Function which should be called if we get an error that we can't
|
227 | dc99065b | bellard | recover from. STATUS is the errno value from read_memory_func and
|
228 | dc99065b | bellard | MEMADDR is the address that we were trying to read. INFO is a
|
229 | dc99065b | bellard | pointer to this struct. */
|
230 | dc99065b | bellard | void (*memory_error_func)
|
231 | dc99065b | bellard | PARAMS ((int status, bfd_vma memaddr, struct disassemble_info *info)); |
232 | dc99065b | bellard | |
233 | dc99065b | bellard | /* Function called to print ADDR. */
|
234 | dc99065b | bellard | void (*print_address_func)
|
235 | dc99065b | bellard | PARAMS ((bfd_vma addr, struct disassemble_info *info));
|
236 | dc99065b | bellard | |
237 | dc99065b | bellard | /* Function called to determine if there is a symbol at the given ADDR.
|
238 | dc99065b | bellard | If there is, the function returns 1, otherwise it returns 0.
|
239 | dc99065b | bellard | This is used by ports which support an overlay manager where
|
240 | dc99065b | bellard | the overlay number is held in the top part of an address. In
|
241 | dc99065b | bellard | some circumstances we want to include the overlay number in the
|
242 | dc99065b | bellard | address, (normally because there is a symbol associated with
|
243 | dc99065b | bellard | that address), but sometimes we want to mask out the overlay bits. */
|
244 | dc99065b | bellard | int (* symbol_at_address_func)
|
245 | dc99065b | bellard | PARAMS ((bfd_vma addr, struct disassemble_info * info));
|
246 | dc99065b | bellard | |
247 | dc99065b | bellard | /* These are for buffer_read_memory. */
|
248 | dc99065b | bellard | bfd_byte *buffer; |
249 | dc99065b | bellard | bfd_vma buffer_vma; |
250 | dc99065b | bellard | int buffer_length;
|
251 | dc99065b | bellard | |
252 | dc99065b | bellard | /* This variable may be set by the instruction decoder. It suggests
|
253 | dc99065b | bellard | the number of bytes objdump should display on a single line. If
|
254 | dc99065b | bellard | the instruction decoder sets this, it should always set it to
|
255 | dc99065b | bellard | the same value in order to get reasonable looking output. */
|
256 | dc99065b | bellard | int bytes_per_line;
|
257 | dc99065b | bellard | |
258 | dc99065b | bellard | /* the next two variables control the way objdump displays the raw data */
|
259 | dc99065b | bellard | /* For example, if bytes_per_line is 8 and bytes_per_chunk is 4, the */
|
260 | dc99065b | bellard | /* output will look like this:
|
261 | dc99065b | bellard | 00: 00000000 00000000
|
262 | dc99065b | bellard | with the chunks displayed according to "display_endian". */
|
263 | dc99065b | bellard | int bytes_per_chunk;
|
264 | dc99065b | bellard | enum bfd_endian display_endian;
|
265 | dc99065b | bellard | |
266 | dc99065b | bellard | /* Results from instruction decoders. Not all decoders yet support
|
267 | dc99065b | bellard | this information. This info is set each time an instruction is
|
268 | dc99065b | bellard | decoded, and is only valid for the last such instruction.
|
269 | dc99065b | bellard | |
270 | dc99065b | bellard | To determine whether this decoder supports this information, set
|
271 | dc99065b | bellard | insn_info_valid to 0, decode an instruction, then check it. */
|
272 | dc99065b | bellard | |
273 | dc99065b | bellard | char insn_info_valid; /* Branch info has been set. */ |
274 | dc99065b | bellard | char branch_delay_insns; /* How many sequential insn's will run before |
275 | dc99065b | bellard | a branch takes effect. (0 = normal) */
|
276 | dc99065b | bellard | char data_size; /* Size of data reference in insn, in bytes */ |
277 | dc99065b | bellard | enum dis_insn_type insn_type; /* Type of instruction */ |
278 | dc99065b | bellard | bfd_vma target; /* Target address of branch or dref, if known;
|
279 | dc99065b | bellard | zero if unknown. */
|
280 | dc99065b | bellard | bfd_vma target2; /* Second target address for dref2 */
|
281 | dc99065b | bellard | |
282 | dc99065b | bellard | } disassemble_info; |
283 | dc99065b | bellard | |
284 | dc99065b | bellard | |
285 | dc99065b | bellard | /* Standard disassemblers. Disassemble one instruction at the given
|
286 | dc99065b | bellard | target address. Return number of bytes processed. */
|
287 | dc99065b | bellard | typedef int (*disassembler_ftype) |
288 | dc99065b | bellard | PARAMS((bfd_vma, disassemble_info *)); |
289 | dc99065b | bellard | |
290 | dc99065b | bellard | extern int print_insn_big_mips PARAMS ((bfd_vma, disassemble_info*)); |
291 | dc99065b | bellard | extern int print_insn_little_mips PARAMS ((bfd_vma, disassemble_info*)); |
292 | dc99065b | bellard | extern int print_insn_i386 PARAMS ((bfd_vma, disassemble_info*)); |
293 | dc99065b | bellard | extern int print_insn_m68k PARAMS ((bfd_vma, disassemble_info*)); |
294 | dc99065b | bellard | extern int print_insn_z8001 PARAMS ((bfd_vma, disassemble_info*)); |
295 | dc99065b | bellard | extern int print_insn_z8002 PARAMS ((bfd_vma, disassemble_info*)); |
296 | dc99065b | bellard | extern int print_insn_h8300 PARAMS ((bfd_vma, disassemble_info*)); |
297 | dc99065b | bellard | extern int print_insn_h8300h PARAMS ((bfd_vma, disassemble_info*)); |
298 | dc99065b | bellard | extern int print_insn_h8300s PARAMS ((bfd_vma, disassemble_info*)); |
299 | dc99065b | bellard | extern int print_insn_h8500 PARAMS ((bfd_vma, disassemble_info*)); |
300 | dc99065b | bellard | extern int print_insn_alpha PARAMS ((bfd_vma, disassemble_info*)); |
301 | dc99065b | bellard | extern disassembler_ftype arc_get_disassembler PARAMS ((int, int)); |
302 | dc99065b | bellard | extern int print_insn_big_arm PARAMS ((bfd_vma, disassemble_info*)); |
303 | dc99065b | bellard | extern int print_insn_little_arm PARAMS ((bfd_vma, disassemble_info*)); |
304 | dc99065b | bellard | extern int print_insn_sparc PARAMS ((bfd_vma, disassemble_info*)); |
305 | dc99065b | bellard | extern int print_insn_big_a29k PARAMS ((bfd_vma, disassemble_info*)); |
306 | dc99065b | bellard | extern int print_insn_little_a29k PARAMS ((bfd_vma, disassemble_info*)); |
307 | dc99065b | bellard | extern int print_insn_i960 PARAMS ((bfd_vma, disassemble_info*)); |
308 | dc99065b | bellard | extern int print_insn_sh PARAMS ((bfd_vma, disassemble_info*)); |
309 | dc99065b | bellard | extern int print_insn_shl PARAMS ((bfd_vma, disassemble_info*)); |
310 | dc99065b | bellard | extern int print_insn_hppa PARAMS ((bfd_vma, disassemble_info*)); |
311 | dc99065b | bellard | extern int print_insn_m32r PARAMS ((bfd_vma, disassemble_info*)); |
312 | dc99065b | bellard | extern int print_insn_m88k PARAMS ((bfd_vma, disassemble_info*)); |
313 | dc99065b | bellard | extern int print_insn_mn10200 PARAMS ((bfd_vma, disassemble_info*)); |
314 | dc99065b | bellard | extern int print_insn_mn10300 PARAMS ((bfd_vma, disassemble_info*)); |
315 | dc99065b | bellard | extern int print_insn_ns32k PARAMS ((bfd_vma, disassemble_info*)); |
316 | dc99065b | bellard | extern int print_insn_big_powerpc PARAMS ((bfd_vma, disassemble_info*)); |
317 | dc99065b | bellard | extern int print_insn_little_powerpc PARAMS ((bfd_vma, disassemble_info*)); |
318 | dc99065b | bellard | extern int print_insn_rs6000 PARAMS ((bfd_vma, disassemble_info*)); |
319 | dc99065b | bellard | extern int print_insn_w65 PARAMS ((bfd_vma, disassemble_info*)); |
320 | dc99065b | bellard | extern int print_insn_d10v PARAMS ((bfd_vma, disassemble_info*)); |
321 | dc99065b | bellard | extern int print_insn_v850 PARAMS ((bfd_vma, disassemble_info*)); |
322 | dc99065b | bellard | extern int print_insn_tic30 PARAMS ((bfd_vma, disassemble_info*)); |
323 | b9adb4a6 | bellard | extern int print_insn_ppc PARAMS ((bfd_vma, disassemble_info*)); |
324 | dc99065b | bellard | |
325 | 43d4145a | bellard | #if 0
|
326 | dc99065b | bellard | /* Fetch the disassembler for a given BFD, if that support is available. */
|
327 | dc99065b | bellard | extern disassembler_ftype disassembler PARAMS ((bfd *));
|
328 | 43d4145a | bellard | #endif
|
329 | dc99065b | bellard | |
330 | dc99065b | bellard | |
331 | dc99065b | bellard | /* This block of definitions is for particular callers who read instructions
|
332 | dc99065b | bellard | into a buffer before calling the instruction decoder. */
|
333 | dc99065b | bellard | |
334 | dc99065b | bellard | /* Here is a function which callers may wish to use for read_memory_func.
|
335 | dc99065b | bellard | It gets bytes from a buffer. */
|
336 | dc99065b | bellard | extern int buffer_read_memory |
337 | dc99065b | bellard | PARAMS ((bfd_vma, bfd_byte *, int, struct disassemble_info *)); |
338 | dc99065b | bellard | |
339 | dc99065b | bellard | /* This function goes with buffer_read_memory.
|
340 | dc99065b | bellard | It prints a message using info->fprintf_func and info->stream. */
|
341 | dc99065b | bellard | extern void perror_memory PARAMS ((int, bfd_vma, struct disassemble_info *)); |
342 | dc99065b | bellard | |
343 | dc99065b | bellard | |
344 | dc99065b | bellard | /* Just print the address in hex. This is included for completeness even
|
345 | dc99065b | bellard | though both GDB and objdump provide their own (to print symbolic
|
346 | dc99065b | bellard | addresses). */
|
347 | dc99065b | bellard | extern void generic_print_address |
348 | dc99065b | bellard | PARAMS ((bfd_vma, struct disassemble_info *));
|
349 | dc99065b | bellard | |
350 | dc99065b | bellard | /* Always true. */
|
351 | dc99065b | bellard | extern int generic_symbol_at_address |
352 | dc99065b | bellard | PARAMS ((bfd_vma, struct disassemble_info *));
|
353 | dc99065b | bellard | |
354 | dc99065b | bellard | /* Macro to initialize a disassemble_info struct. This should be called
|
355 | dc99065b | bellard | by all applications creating such a struct. */
|
356 | dc99065b | bellard | #define INIT_DISASSEMBLE_INFO(INFO, STREAM, FPRINTF_FUNC) \
|
357 | dc99065b | bellard | (INFO).flavour = bfd_target_unknown_flavour, \ |
358 | dc99065b | bellard | (INFO).arch = bfd_arch_unknown, \ |
359 | dc99065b | bellard | (INFO).mach = 0, \
|
360 | dc99065b | bellard | (INFO).endian = BFD_ENDIAN_UNKNOWN, \ |
361 | dc99065b | bellard | INIT_DISASSEMBLE_INFO_NO_ARCH(INFO, STREAM, FPRINTF_FUNC) |
362 | dc99065b | bellard | |
363 | dc99065b | bellard | /* Call this macro to initialize only the internal variables for the
|
364 | dc99065b | bellard | disassembler. Architecture dependent things such as byte order, or machine
|
365 | dc99065b | bellard | variant are not touched by this macro. This makes things much easier for
|
366 | dc99065b | bellard | GDB which must initialize these things seperatly. */
|
367 | dc99065b | bellard | |
368 | dc99065b | bellard | #define INIT_DISASSEMBLE_INFO_NO_ARCH(INFO, STREAM, FPRINTF_FUNC) \
|
369 | dc99065b | bellard | (INFO).fprintf_func = (FPRINTF_FUNC), \ |
370 | dc99065b | bellard | (INFO).stream = (STREAM), \ |
371 | dc99065b | bellard | (INFO).symbols = NULL, \
|
372 | dc99065b | bellard | (INFO).num_symbols = 0, \
|
373 | dc99065b | bellard | (INFO).buffer = NULL, \
|
374 | dc99065b | bellard | (INFO).buffer_vma = 0, \
|
375 | dc99065b | bellard | (INFO).buffer_length = 0, \
|
376 | dc99065b | bellard | (INFO).read_memory_func = buffer_read_memory, \ |
377 | dc99065b | bellard | (INFO).memory_error_func = perror_memory, \ |
378 | dc99065b | bellard | (INFO).print_address_func = generic_print_address, \ |
379 | dc99065b | bellard | (INFO).symbol_at_address_func = generic_symbol_at_address, \ |
380 | dc99065b | bellard | (INFO).flags = 0, \
|
381 | dc99065b | bellard | (INFO).bytes_per_line = 0, \
|
382 | dc99065b | bellard | (INFO).bytes_per_chunk = 0, \
|
383 | dc99065b | bellard | (INFO).display_endian = BFD_ENDIAN_UNKNOWN, \ |
384 | dc99065b | bellard | (INFO).insn_info_valid = 0
|
385 | dc99065b | bellard | |
386 | dc99065b | bellard | #endif /* ! defined (DIS_ASM_H) */ |