root / hw / pxa2xx_pic.c @ 0200db65
History | View | Annotate | Download (9.4 kB)
1 | c1713132 | balrog | /*
|
---|---|---|---|
2 | c1713132 | balrog | * Intel XScale PXA Programmable Interrupt Controller.
|
3 | c1713132 | balrog | *
|
4 | c1713132 | balrog | * Copyright (c) 2006 Openedhand Ltd.
|
5 | c1713132 | balrog | * Copyright (c) 2006 Thorsten Zitterell
|
6 | c1713132 | balrog | * Written by Andrzej Zaborowski <balrog@zabor.org>
|
7 | c1713132 | balrog | *
|
8 | 8e31bf38 | Matthew Fernandez | * This code is licensed under the GPL.
|
9 | c1713132 | balrog | */
|
10 | c1713132 | balrog | |
11 | 87ecb68b | pbrook | #include "hw.h" |
12 | 87ecb68b | pbrook | #include "pxa.h" |
13 | e1f8c729 | Dmitry Eremin-Solenikov | #include "sysbus.h" |
14 | c1713132 | balrog | |
15 | c1713132 | balrog | #define ICIP 0x00 /* Interrupt Controller IRQ Pending register */ |
16 | c1713132 | balrog | #define ICMR 0x04 /* Interrupt Controller Mask register */ |
17 | c1713132 | balrog | #define ICLR 0x08 /* Interrupt Controller Level register */ |
18 | c1713132 | balrog | #define ICFP 0x0c /* Interrupt Controller FIQ Pending register */ |
19 | c1713132 | balrog | #define ICPR 0x10 /* Interrupt Controller Pending register */ |
20 | c1713132 | balrog | #define ICCR 0x14 /* Interrupt Controller Control register */ |
21 | c1713132 | balrog | #define ICHP 0x18 /* Interrupt Controller Highest Priority register */ |
22 | c1713132 | balrog | #define IPR0 0x1c /* Interrupt Controller Priority register 0 */ |
23 | c1713132 | balrog | #define IPR31 0x98 /* Interrupt Controller Priority register 31 */ |
24 | c1713132 | balrog | #define ICIP2 0x9c /* Interrupt Controller IRQ Pending register 2 */ |
25 | c1713132 | balrog | #define ICMR2 0xa0 /* Interrupt Controller Mask register 2 */ |
26 | c1713132 | balrog | #define ICLR2 0xa4 /* Interrupt Controller Level register 2 */ |
27 | c1713132 | balrog | #define ICFP2 0xa8 /* Interrupt Controller FIQ Pending register 2 */ |
28 | c1713132 | balrog | #define ICPR2 0xac /* Interrupt Controller Pending register 2 */ |
29 | c1713132 | balrog | #define IPR32 0xb0 /* Interrupt Controller Priority register 32 */ |
30 | c1713132 | balrog | #define IPR39 0xcc /* Interrupt Controller Priority register 39 */ |
31 | c1713132 | balrog | |
32 | c1713132 | balrog | #define PXA2XX_PIC_SRCS 40 |
33 | c1713132 | balrog | |
34 | bc24a225 | Paul Brook | typedef struct { |
35 | e1f8c729 | Dmitry Eremin-Solenikov | SysBusDevice busdev; |
36 | c1713132 | balrog | CPUState *cpu_env; |
37 | c1713132 | balrog | uint32_t int_enabled[2];
|
38 | c1713132 | balrog | uint32_t int_pending[2];
|
39 | c1713132 | balrog | uint32_t is_fiq[2];
|
40 | c1713132 | balrog | uint32_t int_idle; |
41 | c1713132 | balrog | uint32_t priority[PXA2XX_PIC_SRCS]; |
42 | bc24a225 | Paul Brook | } PXA2xxPICState; |
43 | c1713132 | balrog | |
44 | c1713132 | balrog | static void pxa2xx_pic_update(void *opaque) |
45 | c1713132 | balrog | { |
46 | c1713132 | balrog | uint32_t mask[2];
|
47 | bc24a225 | Paul Brook | PXA2xxPICState *s = (PXA2xxPICState *) opaque; |
48 | c1713132 | balrog | |
49 | c1713132 | balrog | if (s->cpu_env->halted) {
|
50 | c1713132 | balrog | mask[0] = s->int_pending[0] & (s->int_enabled[0] | s->int_idle); |
51 | c1713132 | balrog | mask[1] = s->int_pending[1] & (s->int_enabled[1] | s->int_idle); |
52 | c1713132 | balrog | if (mask[0] || mask[1]) |
53 | c1713132 | balrog | cpu_interrupt(s->cpu_env, CPU_INTERRUPT_EXITTB); |
54 | c1713132 | balrog | } |
55 | c1713132 | balrog | |
56 | c1713132 | balrog | mask[0] = s->int_pending[0] & s->int_enabled[0]; |
57 | c1713132 | balrog | mask[1] = s->int_pending[1] & s->int_enabled[1]; |
58 | c1713132 | balrog | |
59 | c1713132 | balrog | if ((mask[0] & s->is_fiq[0]) || (mask[1] & s->is_fiq[1])) |
60 | c1713132 | balrog | cpu_interrupt(s->cpu_env, CPU_INTERRUPT_FIQ); |
61 | c1713132 | balrog | else
|
62 | c1713132 | balrog | cpu_reset_interrupt(s->cpu_env, CPU_INTERRUPT_FIQ); |
63 | c1713132 | balrog | |
64 | c1713132 | balrog | if ((mask[0] & ~s->is_fiq[0]) || (mask[1] & ~s->is_fiq[1])) |
65 | c1713132 | balrog | cpu_interrupt(s->cpu_env, CPU_INTERRUPT_HARD); |
66 | c1713132 | balrog | else
|
67 | c1713132 | balrog | cpu_reset_interrupt(s->cpu_env, CPU_INTERRUPT_HARD); |
68 | c1713132 | balrog | } |
69 | c1713132 | balrog | |
70 | c1713132 | balrog | /* Note: Here level means state of the signal on a pin, not
|
71 | c1713132 | balrog | * IRQ/FIQ distinction as in PXA Developer Manual. */
|
72 | c1713132 | balrog | static void pxa2xx_pic_set_irq(void *opaque, int irq, int level) |
73 | c1713132 | balrog | { |
74 | bc24a225 | Paul Brook | PXA2xxPICState *s = (PXA2xxPICState *) opaque; |
75 | c1713132 | balrog | int int_set = (irq >= 32); |
76 | c1713132 | balrog | irq &= 31;
|
77 | c1713132 | balrog | |
78 | c1713132 | balrog | if (level)
|
79 | c1713132 | balrog | s->int_pending[int_set] |= 1 << irq;
|
80 | c1713132 | balrog | else
|
81 | c1713132 | balrog | s->int_pending[int_set] &= ~(1 << irq);
|
82 | c1713132 | balrog | |
83 | c1713132 | balrog | pxa2xx_pic_update(opaque); |
84 | c1713132 | balrog | } |
85 | c1713132 | balrog | |
86 | bc24a225 | Paul Brook | static inline uint32_t pxa2xx_pic_highest(PXA2xxPICState *s) { |
87 | c1713132 | balrog | int i, int_set, irq;
|
88 | c1713132 | balrog | uint32_t bit, mask[2];
|
89 | c1713132 | balrog | uint32_t ichp = 0x003f003f; /* Both IDs invalid */ |
90 | c1713132 | balrog | |
91 | c1713132 | balrog | mask[0] = s->int_pending[0] & s->int_enabled[0]; |
92 | c1713132 | balrog | mask[1] = s->int_pending[1] & s->int_enabled[1]; |
93 | c1713132 | balrog | |
94 | c1713132 | balrog | for (i = PXA2XX_PIC_SRCS - 1; i >= 0; i --) { |
95 | c1713132 | balrog | irq = s->priority[i] & 0x3f;
|
96 | c1713132 | balrog | if ((s->priority[i] & (1 << 31)) && irq < PXA2XX_PIC_SRCS) { |
97 | c1713132 | balrog | /* Source peripheral ID is valid. */
|
98 | c1713132 | balrog | bit = 1 << (irq & 31); |
99 | c1713132 | balrog | int_set = (irq >= 32);
|
100 | c1713132 | balrog | |
101 | c1713132 | balrog | if (mask[int_set] & bit & s->is_fiq[int_set]) {
|
102 | c1713132 | balrog | /* FIQ asserted */
|
103 | c1713132 | balrog | ichp &= 0xffff0000;
|
104 | c1713132 | balrog | ichp |= (1 << 15) | irq; |
105 | c1713132 | balrog | } |
106 | c1713132 | balrog | |
107 | c1713132 | balrog | if (mask[int_set] & bit & ~s->is_fiq[int_set]) {
|
108 | c1713132 | balrog | /* IRQ asserted */
|
109 | c1713132 | balrog | ichp &= 0x0000ffff;
|
110 | c1713132 | balrog | ichp |= (1 << 31) | (irq << 16); |
111 | c1713132 | balrog | } |
112 | c1713132 | balrog | } |
113 | c1713132 | balrog | } |
114 | c1713132 | balrog | |
115 | c1713132 | balrog | return ichp;
|
116 | c1713132 | balrog | } |
117 | c1713132 | balrog | |
118 | c227f099 | Anthony Liguori | static uint32_t pxa2xx_pic_mem_read(void *opaque, target_phys_addr_t offset) |
119 | c1713132 | balrog | { |
120 | bc24a225 | Paul Brook | PXA2xxPICState *s = (PXA2xxPICState *) opaque; |
121 | c1713132 | balrog | |
122 | c1713132 | balrog | switch (offset) {
|
123 | c1713132 | balrog | case ICIP: /* IRQ Pending register */ |
124 | c1713132 | balrog | return s->int_pending[0] & ~s->is_fiq[0] & s->int_enabled[0]; |
125 | c1713132 | balrog | case ICIP2: /* IRQ Pending register 2 */ |
126 | c1713132 | balrog | return s->int_pending[1] & ~s->is_fiq[1] & s->int_enabled[1]; |
127 | c1713132 | balrog | case ICMR: /* Mask register */ |
128 | c1713132 | balrog | return s->int_enabled[0]; |
129 | c1713132 | balrog | case ICMR2: /* Mask register 2 */ |
130 | c1713132 | balrog | return s->int_enabled[1]; |
131 | c1713132 | balrog | case ICLR: /* Level register */ |
132 | c1713132 | balrog | return s->is_fiq[0]; |
133 | c1713132 | balrog | case ICLR2: /* Level register 2 */ |
134 | c1713132 | balrog | return s->is_fiq[1]; |
135 | c1713132 | balrog | case ICCR: /* Idle mask */ |
136 | c1713132 | balrog | return (s->int_idle == 0); |
137 | c1713132 | balrog | case ICFP: /* FIQ Pending register */ |
138 | c1713132 | balrog | return s->int_pending[0] & s->is_fiq[0] & s->int_enabled[0]; |
139 | c1713132 | balrog | case ICFP2: /* FIQ Pending register 2 */ |
140 | c1713132 | balrog | return s->int_pending[1] & s->is_fiq[1] & s->int_enabled[1]; |
141 | c1713132 | balrog | case ICPR: /* Pending register */ |
142 | c1713132 | balrog | return s->int_pending[0]; |
143 | c1713132 | balrog | case ICPR2: /* Pending register 2 */ |
144 | c1713132 | balrog | return s->int_pending[1]; |
145 | c1713132 | balrog | case IPR0 ... IPR31:
|
146 | c1713132 | balrog | return s->priority[0 + ((offset - IPR0 ) >> 2)]; |
147 | c1713132 | balrog | case IPR32 ... IPR39:
|
148 | c1713132 | balrog | return s->priority[32 + ((offset - IPR32) >> 2)]; |
149 | c1713132 | balrog | case ICHP: /* Highest Priority register */ |
150 | c1713132 | balrog | return pxa2xx_pic_highest(s);
|
151 | c1713132 | balrog | default:
|
152 | c1713132 | balrog | printf("%s: Bad register offset " REG_FMT "\n", __FUNCTION__, offset); |
153 | c1713132 | balrog | return 0; |
154 | c1713132 | balrog | } |
155 | c1713132 | balrog | } |
156 | c1713132 | balrog | |
157 | c227f099 | Anthony Liguori | static void pxa2xx_pic_mem_write(void *opaque, target_phys_addr_t offset, |
158 | c1713132 | balrog | uint32_t value) |
159 | c1713132 | balrog | { |
160 | bc24a225 | Paul Brook | PXA2xxPICState *s = (PXA2xxPICState *) opaque; |
161 | c1713132 | balrog | |
162 | c1713132 | balrog | switch (offset) {
|
163 | c1713132 | balrog | case ICMR: /* Mask register */ |
164 | c1713132 | balrog | s->int_enabled[0] = value;
|
165 | c1713132 | balrog | break;
|
166 | c1713132 | balrog | case ICMR2: /* Mask register 2 */ |
167 | c1713132 | balrog | s->int_enabled[1] = value;
|
168 | c1713132 | balrog | break;
|
169 | c1713132 | balrog | case ICLR: /* Level register */ |
170 | c1713132 | balrog | s->is_fiq[0] = value;
|
171 | c1713132 | balrog | break;
|
172 | c1713132 | balrog | case ICLR2: /* Level register 2 */ |
173 | c1713132 | balrog | s->is_fiq[1] = value;
|
174 | c1713132 | balrog | break;
|
175 | c1713132 | balrog | case ICCR: /* Idle mask */ |
176 | c1713132 | balrog | s->int_idle = (value & 1) ? 0 : ~0; |
177 | c1713132 | balrog | break;
|
178 | c1713132 | balrog | case IPR0 ... IPR31:
|
179 | c1713132 | balrog | s->priority[0 + ((offset - IPR0 ) >> 2)] = value & 0x8000003f; |
180 | c1713132 | balrog | break;
|
181 | c1713132 | balrog | case IPR32 ... IPR39:
|
182 | c1713132 | balrog | s->priority[32 + ((offset - IPR32) >> 2)] = value & 0x8000003f; |
183 | c1713132 | balrog | break;
|
184 | c1713132 | balrog | default:
|
185 | c1713132 | balrog | printf("%s: Bad register offset " REG_FMT "\n", __FUNCTION__, offset); |
186 | c1713132 | balrog | return;
|
187 | c1713132 | balrog | } |
188 | c1713132 | balrog | pxa2xx_pic_update(opaque); |
189 | c1713132 | balrog | } |
190 | c1713132 | balrog | |
191 | c1713132 | balrog | /* Interrupt Controller Coprocessor Space Register Mapping */
|
192 | c1713132 | balrog | static const int pxa2xx_cp_reg_map[0x10] = { |
193 | c1713132 | balrog | [0x0 ... 0xf] = -1, |
194 | c1713132 | balrog | [0x0] = ICIP,
|
195 | c1713132 | balrog | [0x1] = ICMR,
|
196 | c1713132 | balrog | [0x2] = ICLR,
|
197 | c1713132 | balrog | [0x3] = ICFP,
|
198 | c1713132 | balrog | [0x4] = ICPR,
|
199 | c1713132 | balrog | [0x5] = ICHP,
|
200 | c1713132 | balrog | [0x6] = ICIP2,
|
201 | c1713132 | balrog | [0x7] = ICMR2,
|
202 | c1713132 | balrog | [0x8] = ICLR2,
|
203 | c1713132 | balrog | [0x9] = ICFP2,
|
204 | c1713132 | balrog | [0xa] = ICPR2,
|
205 | c1713132 | balrog | }; |
206 | c1713132 | balrog | |
207 | c1713132 | balrog | static uint32_t pxa2xx_pic_cp_read(void *opaque, int op2, int reg, int crm) |
208 | c1713132 | balrog | { |
209 | c227f099 | Anthony Liguori | target_phys_addr_t offset; |
210 | c1713132 | balrog | |
211 | c1713132 | balrog | if (pxa2xx_cp_reg_map[reg] == -1) { |
212 | c1713132 | balrog | printf("%s: Bad register 0x%x\n", __FUNCTION__, reg);
|
213 | c1713132 | balrog | return 0; |
214 | c1713132 | balrog | } |
215 | c1713132 | balrog | |
216 | 8da3ff18 | pbrook | offset = pxa2xx_cp_reg_map[reg]; |
217 | c1713132 | balrog | return pxa2xx_pic_mem_read(opaque, offset);
|
218 | c1713132 | balrog | } |
219 | c1713132 | balrog | |
220 | c1713132 | balrog | static void pxa2xx_pic_cp_write(void *opaque, int op2, int reg, int crm, |
221 | c1713132 | balrog | uint32_t value) |
222 | c1713132 | balrog | { |
223 | c227f099 | Anthony Liguori | target_phys_addr_t offset; |
224 | c1713132 | balrog | |
225 | c1713132 | balrog | if (pxa2xx_cp_reg_map[reg] == -1) { |
226 | c1713132 | balrog | printf("%s: Bad register 0x%x\n", __FUNCTION__, reg);
|
227 | c1713132 | balrog | return;
|
228 | c1713132 | balrog | } |
229 | c1713132 | balrog | |
230 | 8da3ff18 | pbrook | offset = pxa2xx_cp_reg_map[reg]; |
231 | c1713132 | balrog | pxa2xx_pic_mem_write(opaque, offset, value); |
232 | c1713132 | balrog | } |
233 | c1713132 | balrog | |
234 | d60efc6b | Blue Swirl | static CPUReadMemoryFunc * const pxa2xx_pic_readfn[] = { |
235 | c1713132 | balrog | pxa2xx_pic_mem_read, |
236 | c1713132 | balrog | pxa2xx_pic_mem_read, |
237 | c1713132 | balrog | pxa2xx_pic_mem_read, |
238 | c1713132 | balrog | }; |
239 | c1713132 | balrog | |
240 | d60efc6b | Blue Swirl | static CPUWriteMemoryFunc * const pxa2xx_pic_writefn[] = { |
241 | c1713132 | balrog | pxa2xx_pic_mem_write, |
242 | c1713132 | balrog | pxa2xx_pic_mem_write, |
243 | c1713132 | balrog | pxa2xx_pic_mem_write, |
244 | c1713132 | balrog | }; |
245 | c1713132 | balrog | |
246 | e1f8c729 | Dmitry Eremin-Solenikov | static int pxa2xx_pic_post_load(void *opaque, int version_id) |
247 | aa941b94 | balrog | { |
248 | aa941b94 | balrog | pxa2xx_pic_update(opaque); |
249 | aa941b94 | balrog | return 0; |
250 | aa941b94 | balrog | } |
251 | aa941b94 | balrog | |
252 | e1f8c729 | Dmitry Eremin-Solenikov | DeviceState *pxa2xx_pic_init(target_phys_addr_t base, CPUState *env) |
253 | c1713132 | balrog | { |
254 | e1f8c729 | Dmitry Eremin-Solenikov | DeviceState *dev = qdev_create(NULL, "pxa2xx_pic"); |
255 | c1713132 | balrog | int iomemtype;
|
256 | e1f8c729 | Dmitry Eremin-Solenikov | PXA2xxPICState *s = FROM_SYSBUS(PXA2xxPICState, sysbus_from_qdev(dev)); |
257 | c1713132 | balrog | |
258 | c1713132 | balrog | s->cpu_env = env; |
259 | c1713132 | balrog | |
260 | c1713132 | balrog | s->int_pending[0] = 0; |
261 | c1713132 | balrog | s->int_pending[1] = 0; |
262 | c1713132 | balrog | s->int_enabled[0] = 0; |
263 | c1713132 | balrog | s->int_enabled[1] = 0; |
264 | c1713132 | balrog | s->is_fiq[0] = 0; |
265 | c1713132 | balrog | s->is_fiq[1] = 0; |
266 | c1713132 | balrog | |
267 | e1f8c729 | Dmitry Eremin-Solenikov | qdev_init_nofail(dev); |
268 | e1f8c729 | Dmitry Eremin-Solenikov | |
269 | e1f8c729 | Dmitry Eremin-Solenikov | qdev_init_gpio_in(dev, pxa2xx_pic_set_irq, PXA2XX_PIC_SRCS); |
270 | c1713132 | balrog | |
271 | c1713132 | balrog | /* Enable IC memory-mapped registers access. */
|
272 | 1eed09cb | Avi Kivity | iomemtype = cpu_register_io_memory(pxa2xx_pic_readfn, |
273 | 2507c12a | Alexander Graf | pxa2xx_pic_writefn, s, DEVICE_NATIVE_ENDIAN); |
274 | e1f8c729 | Dmitry Eremin-Solenikov | sysbus_init_mmio(sysbus_from_qdev(dev), 0x00100000, iomemtype);
|
275 | 7c29d6ce | Andrzej Zaborowski | sysbus_mmio_map(sysbus_from_qdev(dev), 0, base);
|
276 | c1713132 | balrog | |
277 | c1713132 | balrog | /* Enable IC coprocessor access. */
|
278 | c1713132 | balrog | cpu_arm_set_cp_io(env, 6, pxa2xx_pic_cp_read, pxa2xx_pic_cp_write, s);
|
279 | c1713132 | balrog | |
280 | e1f8c729 | Dmitry Eremin-Solenikov | return dev;
|
281 | e1f8c729 | Dmitry Eremin-Solenikov | } |
282 | e1f8c729 | Dmitry Eremin-Solenikov | |
283 | e1f8c729 | Dmitry Eremin-Solenikov | static VMStateDescription vmstate_pxa2xx_pic_regs = {
|
284 | e1f8c729 | Dmitry Eremin-Solenikov | .name = "pxa2xx_pic",
|
285 | e1f8c729 | Dmitry Eremin-Solenikov | .version_id = 0,
|
286 | e1f8c729 | Dmitry Eremin-Solenikov | .minimum_version_id = 0,
|
287 | e1f8c729 | Dmitry Eremin-Solenikov | .minimum_version_id_old = 0,
|
288 | e1f8c729 | Dmitry Eremin-Solenikov | .post_load = pxa2xx_pic_post_load, |
289 | e1f8c729 | Dmitry Eremin-Solenikov | .fields = (VMStateField[]) { |
290 | e1f8c729 | Dmitry Eremin-Solenikov | VMSTATE_UINT32_ARRAY(int_enabled, PXA2xxPICState, 2),
|
291 | e1f8c729 | Dmitry Eremin-Solenikov | VMSTATE_UINT32_ARRAY(int_pending, PXA2xxPICState, 2),
|
292 | e1f8c729 | Dmitry Eremin-Solenikov | VMSTATE_UINT32_ARRAY(is_fiq, PXA2xxPICState, 2),
|
293 | e1f8c729 | Dmitry Eremin-Solenikov | VMSTATE_UINT32(int_idle, PXA2xxPICState), |
294 | e1f8c729 | Dmitry Eremin-Solenikov | VMSTATE_UINT32_ARRAY(priority, PXA2xxPICState, PXA2XX_PIC_SRCS), |
295 | e1f8c729 | Dmitry Eremin-Solenikov | VMSTATE_END_OF_LIST(), |
296 | e1f8c729 | Dmitry Eremin-Solenikov | }, |
297 | e1f8c729 | Dmitry Eremin-Solenikov | }; |
298 | aa941b94 | balrog | |
299 | e1f8c729 | Dmitry Eremin-Solenikov | static int pxa2xx_pic_initfn(SysBusDevice *dev) |
300 | e1f8c729 | Dmitry Eremin-Solenikov | { |
301 | e1f8c729 | Dmitry Eremin-Solenikov | return 0; |
302 | e1f8c729 | Dmitry Eremin-Solenikov | } |
303 | e1f8c729 | Dmitry Eremin-Solenikov | |
304 | e1f8c729 | Dmitry Eremin-Solenikov | static SysBusDeviceInfo pxa2xx_pic_info = {
|
305 | e1f8c729 | Dmitry Eremin-Solenikov | .init = pxa2xx_pic_initfn, |
306 | e1f8c729 | Dmitry Eremin-Solenikov | .qdev.name = "pxa2xx_pic",
|
307 | e1f8c729 | Dmitry Eremin-Solenikov | .qdev.desc = "PXA2xx PIC",
|
308 | e1f8c729 | Dmitry Eremin-Solenikov | .qdev.size = sizeof(PXA2xxPICState),
|
309 | e1f8c729 | Dmitry Eremin-Solenikov | .qdev.vmsd = &vmstate_pxa2xx_pic_regs, |
310 | e1f8c729 | Dmitry Eremin-Solenikov | }; |
311 | e1f8c729 | Dmitry Eremin-Solenikov | |
312 | e1f8c729 | Dmitry Eremin-Solenikov | static void pxa2xx_pic_register(void) |
313 | e1f8c729 | Dmitry Eremin-Solenikov | { |
314 | e1f8c729 | Dmitry Eremin-Solenikov | sysbus_register_withprop(&pxa2xx_pic_info); |
315 | c1713132 | balrog | } |
316 | e1f8c729 | Dmitry Eremin-Solenikov | device_init(pxa2xx_pic_register); |