Statistics
| Branch: | Revision:

root / tcg / i386 / tcg-target.c @ 075e36b8

History | View | Annotate | Download (35.3 kB)

1 c896fe29 bellard
/*
2 c896fe29 bellard
 * Tiny Code Generator for QEMU
3 c896fe29 bellard
 *
4 c896fe29 bellard
 * Copyright (c) 2008 Fabrice Bellard
5 c896fe29 bellard
 *
6 c896fe29 bellard
 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 c896fe29 bellard
 * of this software and associated documentation files (the "Software"), to deal
8 c896fe29 bellard
 * in the Software without restriction, including without limitation the rights
9 c896fe29 bellard
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 c896fe29 bellard
 * copies of the Software, and to permit persons to whom the Software is
11 c896fe29 bellard
 * furnished to do so, subject to the following conditions:
12 c896fe29 bellard
 *
13 c896fe29 bellard
 * The above copyright notice and this permission notice shall be included in
14 c896fe29 bellard
 * all copies or substantial portions of the Software.
15 c896fe29 bellard
 *
16 c896fe29 bellard
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 c896fe29 bellard
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 c896fe29 bellard
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 c896fe29 bellard
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 c896fe29 bellard
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 c896fe29 bellard
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 c896fe29 bellard
 * THE SOFTWARE.
23 c896fe29 bellard
 */
24 d4a9eb1f blueswir1
25 d4a9eb1f blueswir1
#ifndef NDEBUG
26 d4a9eb1f blueswir1
static const char * const tcg_target_reg_names[TCG_TARGET_NB_REGS] = {
27 c896fe29 bellard
    "%eax",
28 c896fe29 bellard
    "%ecx",
29 c896fe29 bellard
    "%edx",
30 c896fe29 bellard
    "%ebx",
31 c896fe29 bellard
    "%esp",
32 c896fe29 bellard
    "%ebp",
33 c896fe29 bellard
    "%esi",
34 c896fe29 bellard
    "%edi",
35 c896fe29 bellard
};
36 d4a9eb1f blueswir1
#endif
37 c896fe29 bellard
38 d4a9eb1f blueswir1
static const int tcg_target_reg_alloc_order[] = {
39 c896fe29 bellard
    TCG_REG_EAX,
40 c896fe29 bellard
    TCG_REG_EDX,
41 c896fe29 bellard
    TCG_REG_ECX,
42 c896fe29 bellard
    TCG_REG_EBX,
43 c896fe29 bellard
    TCG_REG_ESI,
44 c896fe29 bellard
    TCG_REG_EDI,
45 c896fe29 bellard
    TCG_REG_EBP,
46 c896fe29 bellard
};
47 c896fe29 bellard
48 d4a9eb1f blueswir1
static const int tcg_target_call_iarg_regs[3] = { TCG_REG_EAX, TCG_REG_EDX, TCG_REG_ECX };
49 d4a9eb1f blueswir1
static const int tcg_target_call_oarg_regs[2] = { TCG_REG_EAX, TCG_REG_EDX };
50 c896fe29 bellard
51 b03cce8e bellard
static uint8_t *tb_ret_addr;
52 b03cce8e bellard
53 c896fe29 bellard
static void patch_reloc(uint8_t *code_ptr, int type, 
54 f54b3f92 aurel32
                        tcg_target_long value, tcg_target_long addend)
55 c896fe29 bellard
{
56 f54b3f92 aurel32
    value += addend;
57 c896fe29 bellard
    switch(type) {
58 c896fe29 bellard
    case R_386_32:
59 c896fe29 bellard
        *(uint32_t *)code_ptr = value;
60 c896fe29 bellard
        break;
61 c896fe29 bellard
    case R_386_PC32:
62 c896fe29 bellard
        *(uint32_t *)code_ptr = value - (long)code_ptr;
63 c896fe29 bellard
        break;
64 c896fe29 bellard
    default:
65 c896fe29 bellard
        tcg_abort();
66 c896fe29 bellard
    }
67 c896fe29 bellard
}
68 c896fe29 bellard
69 c896fe29 bellard
/* maximum number of register used for input function arguments */
70 c896fe29 bellard
static inline int tcg_target_get_call_iarg_regs_count(int flags)
71 c896fe29 bellard
{
72 c896fe29 bellard
    flags &= TCG_CALL_TYPE_MASK;
73 c896fe29 bellard
    switch(flags) {
74 c896fe29 bellard
    case TCG_CALL_TYPE_STD:
75 c896fe29 bellard
        return 0;
76 c896fe29 bellard
    case TCG_CALL_TYPE_REGPARM_1:
77 c896fe29 bellard
    case TCG_CALL_TYPE_REGPARM_2:
78 c896fe29 bellard
    case TCG_CALL_TYPE_REGPARM:
79 c896fe29 bellard
        return flags - TCG_CALL_TYPE_REGPARM_1 + 1;
80 c896fe29 bellard
    default:
81 c896fe29 bellard
        tcg_abort();
82 c896fe29 bellard
    }
83 c896fe29 bellard
}
84 c896fe29 bellard
85 c896fe29 bellard
/* parse target specific constraints */
86 d4a9eb1f blueswir1
static int target_parse_constraint(TCGArgConstraint *ct, const char **pct_str)
87 c896fe29 bellard
{
88 c896fe29 bellard
    const char *ct_str;
89 c896fe29 bellard
90 c896fe29 bellard
    ct_str = *pct_str;
91 c896fe29 bellard
    switch(ct_str[0]) {
92 c896fe29 bellard
    case 'a':
93 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
94 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_EAX);
95 c896fe29 bellard
        break;
96 c896fe29 bellard
    case 'b':
97 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
98 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_EBX);
99 c896fe29 bellard
        break;
100 c896fe29 bellard
    case 'c':
101 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
102 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_ECX);
103 c896fe29 bellard
        break;
104 c896fe29 bellard
    case 'd':
105 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
106 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_EDX);
107 c896fe29 bellard
        break;
108 c896fe29 bellard
    case 'S':
109 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
110 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_ESI);
111 c896fe29 bellard
        break;
112 c896fe29 bellard
    case 'D':
113 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
114 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_EDI);
115 c896fe29 bellard
        break;
116 c896fe29 bellard
    case 'q':
117 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
118 c896fe29 bellard
        tcg_regset_set32(ct->u.regs, 0, 0xf);
119 c896fe29 bellard
        break;
120 c896fe29 bellard
    case 'r':
121 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
122 c896fe29 bellard
        tcg_regset_set32(ct->u.regs, 0, 0xff);
123 c896fe29 bellard
        break;
124 c896fe29 bellard
125 c896fe29 bellard
        /* qemu_ld/st address constraint */
126 c896fe29 bellard
    case 'L':
127 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
128 c896fe29 bellard
        tcg_regset_set32(ct->u.regs, 0, 0xff);
129 c896fe29 bellard
        tcg_regset_reset_reg(ct->u.regs, TCG_REG_EAX);
130 c896fe29 bellard
        tcg_regset_reset_reg(ct->u.regs, TCG_REG_EDX);
131 c896fe29 bellard
        break;
132 c896fe29 bellard
    default:
133 c896fe29 bellard
        return -1;
134 c896fe29 bellard
    }
135 c896fe29 bellard
    ct_str++;
136 c896fe29 bellard
    *pct_str = ct_str;
137 c896fe29 bellard
    return 0;
138 c896fe29 bellard
}
139 c896fe29 bellard
140 c896fe29 bellard
/* test if a constant matches the constraint */
141 c896fe29 bellard
static inline int tcg_target_const_match(tcg_target_long val,
142 c896fe29 bellard
                                         const TCGArgConstraint *arg_ct)
143 c896fe29 bellard
{
144 c896fe29 bellard
    int ct;
145 c896fe29 bellard
    ct = arg_ct->ct;
146 c896fe29 bellard
    if (ct & TCG_CT_CONST)
147 c896fe29 bellard
        return 1;
148 c896fe29 bellard
    else
149 c896fe29 bellard
        return 0;
150 c896fe29 bellard
}
151 c896fe29 bellard
152 c896fe29 bellard
#define ARITH_ADD 0
153 c896fe29 bellard
#define ARITH_OR  1
154 c896fe29 bellard
#define ARITH_ADC 2
155 c896fe29 bellard
#define ARITH_SBB 3
156 c896fe29 bellard
#define ARITH_AND 4
157 c896fe29 bellard
#define ARITH_SUB 5
158 c896fe29 bellard
#define ARITH_XOR 6
159 c896fe29 bellard
#define ARITH_CMP 7
160 c896fe29 bellard
161 9619376c aurel32
#define SHIFT_ROL 0
162 9619376c aurel32
#define SHIFT_ROR 1
163 c896fe29 bellard
#define SHIFT_SHL 4
164 c896fe29 bellard
#define SHIFT_SHR 5
165 c896fe29 bellard
#define SHIFT_SAR 7
166 c896fe29 bellard
167 c896fe29 bellard
#define JCC_JMP (-1)
168 c896fe29 bellard
#define JCC_JO  0x0
169 c896fe29 bellard
#define JCC_JNO 0x1
170 c896fe29 bellard
#define JCC_JB  0x2
171 c896fe29 bellard
#define JCC_JAE 0x3
172 c896fe29 bellard
#define JCC_JE  0x4
173 c896fe29 bellard
#define JCC_JNE 0x5
174 c896fe29 bellard
#define JCC_JBE 0x6
175 c896fe29 bellard
#define JCC_JA  0x7
176 c896fe29 bellard
#define JCC_JS  0x8
177 c896fe29 bellard
#define JCC_JNS 0x9
178 c896fe29 bellard
#define JCC_JP  0xa
179 c896fe29 bellard
#define JCC_JNP 0xb
180 c896fe29 bellard
#define JCC_JL  0xc
181 c896fe29 bellard
#define JCC_JGE 0xd
182 c896fe29 bellard
#define JCC_JLE 0xe
183 c896fe29 bellard
#define JCC_JG  0xf
184 c896fe29 bellard
185 c896fe29 bellard
#define P_EXT   0x100 /* 0x0f opcode prefix */
186 c896fe29 bellard
187 c896fe29 bellard
static const uint8_t tcg_cond_to_jcc[10] = {
188 c896fe29 bellard
    [TCG_COND_EQ] = JCC_JE,
189 c896fe29 bellard
    [TCG_COND_NE] = JCC_JNE,
190 c896fe29 bellard
    [TCG_COND_LT] = JCC_JL,
191 c896fe29 bellard
    [TCG_COND_GE] = JCC_JGE,
192 c896fe29 bellard
    [TCG_COND_LE] = JCC_JLE,
193 c896fe29 bellard
    [TCG_COND_GT] = JCC_JG,
194 c896fe29 bellard
    [TCG_COND_LTU] = JCC_JB,
195 c896fe29 bellard
    [TCG_COND_GEU] = JCC_JAE,
196 c896fe29 bellard
    [TCG_COND_LEU] = JCC_JBE,
197 c896fe29 bellard
    [TCG_COND_GTU] = JCC_JA,
198 c896fe29 bellard
};
199 c896fe29 bellard
200 c896fe29 bellard
static inline void tcg_out_opc(TCGContext *s, int opc)
201 c896fe29 bellard
{
202 c896fe29 bellard
    if (opc & P_EXT)
203 c896fe29 bellard
        tcg_out8(s, 0x0f);
204 c896fe29 bellard
    tcg_out8(s, opc);
205 c896fe29 bellard
}
206 c896fe29 bellard
207 c896fe29 bellard
static inline void tcg_out_modrm(TCGContext *s, int opc, int r, int rm)
208 c896fe29 bellard
{
209 c896fe29 bellard
    tcg_out_opc(s, opc);
210 c896fe29 bellard
    tcg_out8(s, 0xc0 | (r << 3) | rm);
211 c896fe29 bellard
}
212 c896fe29 bellard
213 c896fe29 bellard
/* rm == -1 means no register index */
214 c896fe29 bellard
static inline void tcg_out_modrm_offset(TCGContext *s, int opc, int r, int rm, 
215 c896fe29 bellard
                                        int32_t offset)
216 c896fe29 bellard
{
217 c896fe29 bellard
    tcg_out_opc(s, opc);
218 c896fe29 bellard
    if (rm == -1) {
219 c896fe29 bellard
        tcg_out8(s, 0x05 | (r << 3));
220 c896fe29 bellard
        tcg_out32(s, offset);
221 c896fe29 bellard
    } else if (offset == 0 && rm != TCG_REG_EBP) {
222 c896fe29 bellard
        if (rm == TCG_REG_ESP) {
223 c896fe29 bellard
            tcg_out8(s, 0x04 | (r << 3));
224 c896fe29 bellard
            tcg_out8(s, 0x24);
225 c896fe29 bellard
        } else {
226 c896fe29 bellard
            tcg_out8(s, 0x00 | (r << 3) | rm);
227 c896fe29 bellard
        }
228 c896fe29 bellard
    } else if ((int8_t)offset == offset) {
229 c896fe29 bellard
        if (rm == TCG_REG_ESP) {
230 c896fe29 bellard
            tcg_out8(s, 0x44 | (r << 3));
231 c896fe29 bellard
            tcg_out8(s, 0x24);
232 c896fe29 bellard
        } else {
233 c896fe29 bellard
            tcg_out8(s, 0x40 | (r << 3) | rm);
234 c896fe29 bellard
        }
235 c896fe29 bellard
        tcg_out8(s, offset);
236 c896fe29 bellard
    } else {
237 c896fe29 bellard
        if (rm == TCG_REG_ESP) {
238 c896fe29 bellard
            tcg_out8(s, 0x84 | (r << 3));
239 c896fe29 bellard
            tcg_out8(s, 0x24);
240 c896fe29 bellard
        } else {
241 c896fe29 bellard
            tcg_out8(s, 0x80 | (r << 3) | rm);
242 c896fe29 bellard
        }
243 c896fe29 bellard
        tcg_out32(s, offset);
244 c896fe29 bellard
    }
245 c896fe29 bellard
}
246 c896fe29 bellard
247 c896fe29 bellard
static inline void tcg_out_mov(TCGContext *s, int ret, int arg)
248 c896fe29 bellard
{
249 c896fe29 bellard
    if (arg != ret)
250 c896fe29 bellard
        tcg_out_modrm(s, 0x8b, ret, arg);
251 c896fe29 bellard
}
252 c896fe29 bellard
253 c896fe29 bellard
static inline void tcg_out_movi(TCGContext *s, TCGType type,
254 c896fe29 bellard
                                int ret, int32_t arg)
255 c896fe29 bellard
{
256 c896fe29 bellard
    if (arg == 0) {
257 c896fe29 bellard
        /* xor r0,r0 */
258 c896fe29 bellard
        tcg_out_modrm(s, 0x01 | (ARITH_XOR << 3), ret, ret);
259 c896fe29 bellard
    } else {
260 c896fe29 bellard
        tcg_out8(s, 0xb8 + ret);
261 c896fe29 bellard
        tcg_out32(s, arg);
262 c896fe29 bellard
    }
263 c896fe29 bellard
}
264 c896fe29 bellard
265 e4d5434c blueswir1
static inline void tcg_out_ld(TCGContext *s, TCGType type, int ret,
266 e4d5434c blueswir1
                              int arg1, tcg_target_long arg2)
267 c896fe29 bellard
{
268 c896fe29 bellard
    /* movl */
269 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x8b, ret, arg1, arg2);
270 c896fe29 bellard
}
271 c896fe29 bellard
272 e4d5434c blueswir1
static inline void tcg_out_st(TCGContext *s, TCGType type, int arg,
273 e4d5434c blueswir1
                              int arg1, tcg_target_long arg2)
274 c896fe29 bellard
{
275 c896fe29 bellard
    /* movl */
276 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x89, arg, arg1, arg2);
277 c896fe29 bellard
}
278 c896fe29 bellard
279 c896fe29 bellard
static inline void tgen_arithi(TCGContext *s, int c, int r0, int32_t val)
280 c896fe29 bellard
{
281 c896fe29 bellard
    if (val == (int8_t)val) {
282 c896fe29 bellard
        tcg_out_modrm(s, 0x83, c, r0);
283 c896fe29 bellard
        tcg_out8(s, val);
284 c896fe29 bellard
    } else {
285 c896fe29 bellard
        tcg_out_modrm(s, 0x81, c, r0);
286 c896fe29 bellard
        tcg_out32(s, val);
287 c896fe29 bellard
    }
288 c896fe29 bellard
}
289 c896fe29 bellard
290 3e9a474e aurel32
static void tcg_out_addi(TCGContext *s, int reg, tcg_target_long val)
291 c896fe29 bellard
{
292 c896fe29 bellard
    if (val != 0)
293 c896fe29 bellard
        tgen_arithi(s, ARITH_ADD, reg, val);
294 c896fe29 bellard
}
295 c896fe29 bellard
296 c896fe29 bellard
static void tcg_out_jxx(TCGContext *s, int opc, int label_index)
297 c896fe29 bellard
{
298 c896fe29 bellard
    int32_t val, val1;
299 c896fe29 bellard
    TCGLabel *l = &s->labels[label_index];
300 c896fe29 bellard
    
301 c896fe29 bellard
    if (l->has_value) {
302 c896fe29 bellard
        val = l->u.value - (tcg_target_long)s->code_ptr;
303 c896fe29 bellard
        val1 = val - 2;
304 c896fe29 bellard
        if ((int8_t)val1 == val1) {
305 c896fe29 bellard
            if (opc == -1)
306 c896fe29 bellard
                tcg_out8(s, 0xeb);
307 c896fe29 bellard
            else
308 c896fe29 bellard
                tcg_out8(s, 0x70 + opc);
309 c896fe29 bellard
            tcg_out8(s, val1);
310 c896fe29 bellard
        } else {
311 c896fe29 bellard
            if (opc == -1) {
312 c896fe29 bellard
                tcg_out8(s, 0xe9);
313 c896fe29 bellard
                tcg_out32(s, val - 5);
314 c896fe29 bellard
            } else {
315 c896fe29 bellard
                tcg_out8(s, 0x0f);
316 c896fe29 bellard
                tcg_out8(s, 0x80 + opc);
317 c896fe29 bellard
                tcg_out32(s, val - 6);
318 c896fe29 bellard
            }
319 c896fe29 bellard
        }
320 c896fe29 bellard
    } else {
321 c896fe29 bellard
        if (opc == -1) {
322 c896fe29 bellard
            tcg_out8(s, 0xe9);
323 c896fe29 bellard
        } else {
324 c896fe29 bellard
            tcg_out8(s, 0x0f);
325 c896fe29 bellard
            tcg_out8(s, 0x80 + opc);
326 c896fe29 bellard
        }
327 c896fe29 bellard
        tcg_out_reloc(s, s->code_ptr, R_386_PC32, label_index, -4);
328 623e265c pbrook
        s->code_ptr += 4;
329 c896fe29 bellard
    }
330 c896fe29 bellard
}
331 c896fe29 bellard
332 c896fe29 bellard
static void tcg_out_brcond(TCGContext *s, int cond, 
333 c896fe29 bellard
                           TCGArg arg1, TCGArg arg2, int const_arg2,
334 c896fe29 bellard
                           int label_index)
335 c896fe29 bellard
{
336 c896fe29 bellard
    if (const_arg2) {
337 c896fe29 bellard
        if (arg2 == 0) {
338 c896fe29 bellard
            /* test r, r */
339 c896fe29 bellard
            tcg_out_modrm(s, 0x85, arg1, arg1);
340 c896fe29 bellard
        } else {
341 c896fe29 bellard
            tgen_arithi(s, ARITH_CMP, arg1, arg2);
342 c896fe29 bellard
        }
343 c896fe29 bellard
    } else {
344 bb210e78 bellard
        tcg_out_modrm(s, 0x01 | (ARITH_CMP << 3), arg2, arg1);
345 c896fe29 bellard
    }
346 affa3264 bellard
    tcg_out_jxx(s, tcg_cond_to_jcc[cond], label_index);
347 c896fe29 bellard
}
348 c896fe29 bellard
349 c896fe29 bellard
/* XXX: we implement it at the target level to avoid having to
350 c896fe29 bellard
   handle cross basic blocks temporaries */
351 c896fe29 bellard
static void tcg_out_brcond2(TCGContext *s,
352 c896fe29 bellard
                            const TCGArg *args, const int *const_args)
353 c896fe29 bellard
{
354 c896fe29 bellard
    int label_next;
355 c896fe29 bellard
    label_next = gen_new_label();
356 c896fe29 bellard
    switch(args[4]) {
357 c896fe29 bellard
    case TCG_COND_EQ:
358 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[0], args[2], const_args[2], label_next);
359 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_EQ, args[1], args[3], const_args[3], args[5]);
360 c896fe29 bellard
        break;
361 c896fe29 bellard
    case TCG_COND_NE:
362 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[0], args[2], const_args[2], args[5]);
363 bb210e78 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[1], args[3], const_args[3], args[5]);
364 c896fe29 bellard
        break;
365 c896fe29 bellard
    case TCG_COND_LT:
366 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LT, args[1], args[3], const_args[3], args[5]);
367 affa3264 bellard
        tcg_out_jxx(s, JCC_JNE, label_next);
368 d643ccca bellard
        tcg_out_brcond(s, TCG_COND_LTU, args[0], args[2], const_args[2], args[5]);
369 c896fe29 bellard
        break;
370 c896fe29 bellard
    case TCG_COND_LE:
371 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LT, args[1], args[3], const_args[3], args[5]);
372 affa3264 bellard
        tcg_out_jxx(s, JCC_JNE, label_next);
373 d643ccca bellard
        tcg_out_brcond(s, TCG_COND_LEU, args[0], args[2], const_args[2], args[5]);
374 c896fe29 bellard
        break;
375 c896fe29 bellard
    case TCG_COND_GT:
376 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GT, args[1], args[3], const_args[3], args[5]);
377 affa3264 bellard
        tcg_out_jxx(s, JCC_JNE, label_next);
378 d643ccca bellard
        tcg_out_brcond(s, TCG_COND_GTU, args[0], args[2], const_args[2], args[5]);
379 c896fe29 bellard
        break;
380 c896fe29 bellard
    case TCG_COND_GE:
381 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GT, args[1], args[3], const_args[3], args[5]);
382 affa3264 bellard
        tcg_out_jxx(s, JCC_JNE, label_next);
383 d643ccca bellard
        tcg_out_brcond(s, TCG_COND_GEU, args[0], args[2], const_args[2], args[5]);
384 c896fe29 bellard
        break;
385 c896fe29 bellard
    case TCG_COND_LTU:
386 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LTU, args[1], args[3], const_args[3], args[5]);
387 affa3264 bellard
        tcg_out_jxx(s, JCC_JNE, label_next);
388 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LTU, args[0], args[2], const_args[2], args[5]);
389 c896fe29 bellard
        break;
390 c896fe29 bellard
    case TCG_COND_LEU:
391 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LTU, args[1], args[3], const_args[3], args[5]);
392 affa3264 bellard
        tcg_out_jxx(s, JCC_JNE, label_next);
393 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LEU, args[0], args[2], const_args[2], args[5]);
394 c896fe29 bellard
        break;
395 c896fe29 bellard
    case TCG_COND_GTU:
396 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GTU, args[1], args[3], const_args[3], args[5]);
397 affa3264 bellard
        tcg_out_jxx(s, JCC_JNE, label_next);
398 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GTU, args[0], args[2], const_args[2], args[5]);
399 c896fe29 bellard
        break;
400 c896fe29 bellard
    case TCG_COND_GEU:
401 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GTU, args[1], args[3], const_args[3], args[5]);
402 affa3264 bellard
        tcg_out_jxx(s, JCC_JNE, label_next);
403 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GEU, args[0], args[2], const_args[2], args[5]);
404 c896fe29 bellard
        break;
405 c896fe29 bellard
    default:
406 c896fe29 bellard
        tcg_abort();
407 c896fe29 bellard
    }
408 c896fe29 bellard
    tcg_out_label(s, label_next, (tcg_target_long)s->code_ptr);
409 c896fe29 bellard
}
410 c896fe29 bellard
411 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
412 79383c9c blueswir1
413 79383c9c blueswir1
#include "../../softmmu_defs.h"
414 c896fe29 bellard
415 c896fe29 bellard
static void *qemu_ld_helpers[4] = {
416 c896fe29 bellard
    __ldb_mmu,
417 c896fe29 bellard
    __ldw_mmu,
418 c896fe29 bellard
    __ldl_mmu,
419 c896fe29 bellard
    __ldq_mmu,
420 c896fe29 bellard
};
421 c896fe29 bellard
422 c896fe29 bellard
static void *qemu_st_helpers[4] = {
423 c896fe29 bellard
    __stb_mmu,
424 c896fe29 bellard
    __stw_mmu,
425 c896fe29 bellard
    __stl_mmu,
426 c896fe29 bellard
    __stq_mmu,
427 c896fe29 bellard
};
428 c896fe29 bellard
#endif
429 c896fe29 bellard
430 379f6698 Paul Brook
#ifndef CONFIG_USER_ONLY
431 379f6698 Paul Brook
#define GUEST_BASE 0
432 379f6698 Paul Brook
#endif
433 379f6698 Paul Brook
434 c896fe29 bellard
/* XXX: qemu_ld and qemu_st could be modified to clobber only EDX and
435 c896fe29 bellard
   EAX. It will be useful once fixed registers globals are less
436 c896fe29 bellard
   common. */
437 c896fe29 bellard
static void tcg_out_qemu_ld(TCGContext *s, const TCGArg *args,
438 c896fe29 bellard
                            int opc)
439 c896fe29 bellard
{
440 c896fe29 bellard
    int addr_reg, data_reg, data_reg2, r0, r1, mem_index, s_bits, bswap;
441 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
442 c896fe29 bellard
    uint8_t *label1_ptr, *label2_ptr;
443 c896fe29 bellard
#endif
444 c896fe29 bellard
#if TARGET_LONG_BITS == 64
445 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
446 c896fe29 bellard
    uint8_t *label3_ptr;
447 c896fe29 bellard
#endif
448 c896fe29 bellard
    int addr_reg2;
449 c896fe29 bellard
#endif
450 c896fe29 bellard
451 c896fe29 bellard
    data_reg = *args++;
452 c896fe29 bellard
    if (opc == 3)
453 c896fe29 bellard
        data_reg2 = *args++;
454 c896fe29 bellard
    else
455 c896fe29 bellard
        data_reg2 = 0;
456 c896fe29 bellard
    addr_reg = *args++;
457 c896fe29 bellard
#if TARGET_LONG_BITS == 64
458 c896fe29 bellard
    addr_reg2 = *args++;
459 c896fe29 bellard
#endif
460 c896fe29 bellard
    mem_index = *args;
461 c896fe29 bellard
    s_bits = opc & 3;
462 c896fe29 bellard
463 c896fe29 bellard
    r0 = TCG_REG_EAX;
464 c896fe29 bellard
    r1 = TCG_REG_EDX;
465 c896fe29 bellard
466 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
467 c896fe29 bellard
    tcg_out_mov(s, r1, addr_reg); 
468 c896fe29 bellard
469 c896fe29 bellard
    tcg_out_mov(s, r0, addr_reg); 
470 c896fe29 bellard
 
471 c896fe29 bellard
    tcg_out_modrm(s, 0xc1, 5, r1); /* shr $x, r1 */
472 c896fe29 bellard
    tcg_out8(s, TARGET_PAGE_BITS - CPU_TLB_ENTRY_BITS); 
473 c896fe29 bellard
    
474 c896fe29 bellard
    tcg_out_modrm(s, 0x81, 4, r0); /* andl $x, r0 */
475 c896fe29 bellard
    tcg_out32(s, TARGET_PAGE_MASK | ((1 << s_bits) - 1));
476 c896fe29 bellard
    
477 c896fe29 bellard
    tcg_out_modrm(s, 0x81, 4, r1); /* andl $x, r1 */
478 c896fe29 bellard
    tcg_out32(s, (CPU_TLB_SIZE - 1) << CPU_TLB_ENTRY_BITS);
479 c896fe29 bellard
480 c896fe29 bellard
    tcg_out_opc(s, 0x8d); /* lea offset(r1, %ebp), r1 */
481 c896fe29 bellard
    tcg_out8(s, 0x80 | (r1 << 3) | 0x04);
482 c896fe29 bellard
    tcg_out8(s, (5 << 3) | r1);
483 c896fe29 bellard
    tcg_out32(s, offsetof(CPUState, tlb_table[mem_index][0].addr_read));
484 c896fe29 bellard
485 c896fe29 bellard
    /* cmp 0(r1), r0 */
486 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x3b, r0, r1, 0);
487 c896fe29 bellard
    
488 c896fe29 bellard
    tcg_out_mov(s, r0, addr_reg);
489 c896fe29 bellard
    
490 c896fe29 bellard
#if TARGET_LONG_BITS == 32
491 c896fe29 bellard
    /* je label1 */
492 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JE);
493 c896fe29 bellard
    label1_ptr = s->code_ptr;
494 c896fe29 bellard
    s->code_ptr++;
495 c896fe29 bellard
#else
496 c896fe29 bellard
    /* jne label3 */
497 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JNE);
498 c896fe29 bellard
    label3_ptr = s->code_ptr;
499 c896fe29 bellard
    s->code_ptr++;
500 c896fe29 bellard
    
501 c896fe29 bellard
    /* cmp 4(r1), addr_reg2 */
502 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x3b, addr_reg2, r1, 4);
503 c896fe29 bellard
504 c896fe29 bellard
    /* je label1 */
505 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JE);
506 c896fe29 bellard
    label1_ptr = s->code_ptr;
507 c896fe29 bellard
    s->code_ptr++;
508 c896fe29 bellard
    
509 c896fe29 bellard
    /* label3: */
510 c896fe29 bellard
    *label3_ptr = s->code_ptr - label3_ptr - 1;
511 c896fe29 bellard
#endif
512 c896fe29 bellard
513 c896fe29 bellard
    /* XXX: move that code at the end of the TB */
514 c896fe29 bellard
#if TARGET_LONG_BITS == 32
515 c896fe29 bellard
    tcg_out_movi(s, TCG_TYPE_I32, TCG_REG_EDX, mem_index);
516 c896fe29 bellard
#else
517 c896fe29 bellard
    tcg_out_mov(s, TCG_REG_EDX, addr_reg2);
518 c896fe29 bellard
    tcg_out_movi(s, TCG_TYPE_I32, TCG_REG_ECX, mem_index);
519 c896fe29 bellard
#endif
520 c896fe29 bellard
    tcg_out8(s, 0xe8);
521 c896fe29 bellard
    tcg_out32(s, (tcg_target_long)qemu_ld_helpers[s_bits] - 
522 c896fe29 bellard
              (tcg_target_long)s->code_ptr - 4);
523 c896fe29 bellard
524 c896fe29 bellard
    switch(opc) {
525 c896fe29 bellard
    case 0 | 4:
526 c896fe29 bellard
        /* movsbl */
527 c896fe29 bellard
        tcg_out_modrm(s, 0xbe | P_EXT, data_reg, TCG_REG_EAX);
528 c896fe29 bellard
        break;
529 c896fe29 bellard
    case 1 | 4:
530 c896fe29 bellard
        /* movswl */
531 c896fe29 bellard
        tcg_out_modrm(s, 0xbf | P_EXT, data_reg, TCG_REG_EAX);
532 c896fe29 bellard
        break;
533 c896fe29 bellard
    case 0:
534 9db3ba4d aurel32
        /* movzbl */
535 9db3ba4d aurel32
        tcg_out_modrm(s, 0xb6 | P_EXT, data_reg, TCG_REG_EAX);
536 9db3ba4d aurel32
        break;
537 c896fe29 bellard
    case 1:
538 9db3ba4d aurel32
        /* movzwl */
539 9db3ba4d aurel32
        tcg_out_modrm(s, 0xb7 | P_EXT, data_reg, TCG_REG_EAX);
540 9db3ba4d aurel32
        break;
541 c896fe29 bellard
    case 2:
542 c896fe29 bellard
    default:
543 c896fe29 bellard
        tcg_out_mov(s, data_reg, TCG_REG_EAX);
544 c896fe29 bellard
        break;
545 c896fe29 bellard
    case 3:
546 c896fe29 bellard
        if (data_reg == TCG_REG_EDX) {
547 c896fe29 bellard
            tcg_out_opc(s, 0x90 + TCG_REG_EDX); /* xchg %edx, %eax */
548 c896fe29 bellard
            tcg_out_mov(s, data_reg2, TCG_REG_EAX);
549 c896fe29 bellard
        } else {
550 c896fe29 bellard
            tcg_out_mov(s, data_reg, TCG_REG_EAX);
551 c896fe29 bellard
            tcg_out_mov(s, data_reg2, TCG_REG_EDX);
552 c896fe29 bellard
        }
553 c896fe29 bellard
        break;
554 c896fe29 bellard
    }
555 c896fe29 bellard
556 c896fe29 bellard
    /* jmp label2 */
557 c896fe29 bellard
    tcg_out8(s, 0xeb);
558 c896fe29 bellard
    label2_ptr = s->code_ptr;
559 c896fe29 bellard
    s->code_ptr++;
560 c896fe29 bellard
    
561 c896fe29 bellard
    /* label1: */
562 c896fe29 bellard
    *label1_ptr = s->code_ptr - label1_ptr - 1;
563 c896fe29 bellard
564 c896fe29 bellard
    /* add x(r1), r0 */
565 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x03, r0, r1, offsetof(CPUTLBEntry, addend) - 
566 c896fe29 bellard
                         offsetof(CPUTLBEntry, addr_read));
567 c896fe29 bellard
#else
568 c896fe29 bellard
    r0 = addr_reg;
569 c896fe29 bellard
#endif
570 c896fe29 bellard
571 c896fe29 bellard
#ifdef TARGET_WORDS_BIGENDIAN
572 c896fe29 bellard
    bswap = 1;
573 c896fe29 bellard
#else
574 c896fe29 bellard
    bswap = 0;
575 c896fe29 bellard
#endif
576 c896fe29 bellard
    switch(opc) {
577 c896fe29 bellard
    case 0:
578 c896fe29 bellard
        /* movzbl */
579 379f6698 Paul Brook
        tcg_out_modrm_offset(s, 0xb6 | P_EXT, data_reg, r0, GUEST_BASE);
580 c896fe29 bellard
        break;
581 c896fe29 bellard
    case 0 | 4:
582 c896fe29 bellard
        /* movsbl */
583 379f6698 Paul Brook
        tcg_out_modrm_offset(s, 0xbe | P_EXT, data_reg, r0, GUEST_BASE);
584 c896fe29 bellard
        break;
585 c896fe29 bellard
    case 1:
586 c896fe29 bellard
        /* movzwl */
587 379f6698 Paul Brook
        tcg_out_modrm_offset(s, 0xb7 | P_EXT, data_reg, r0, GUEST_BASE);
588 c896fe29 bellard
        if (bswap) {
589 c896fe29 bellard
            /* rolw $8, data_reg */
590 c896fe29 bellard
            tcg_out8(s, 0x66); 
591 c896fe29 bellard
            tcg_out_modrm(s, 0xc1, 0, data_reg);
592 c896fe29 bellard
            tcg_out8(s, 8);
593 c896fe29 bellard
        }
594 c896fe29 bellard
        break;
595 c896fe29 bellard
    case 1 | 4:
596 c896fe29 bellard
        /* movswl */
597 379f6698 Paul Brook
        tcg_out_modrm_offset(s, 0xbf | P_EXT, data_reg, r0, GUEST_BASE);
598 c896fe29 bellard
        if (bswap) {
599 c896fe29 bellard
            /* rolw $8, data_reg */
600 c896fe29 bellard
            tcg_out8(s, 0x66); 
601 c896fe29 bellard
            tcg_out_modrm(s, 0xc1, 0, data_reg);
602 c896fe29 bellard
            tcg_out8(s, 8);
603 c896fe29 bellard
604 c896fe29 bellard
            /* movswl data_reg, data_reg */
605 c896fe29 bellard
            tcg_out_modrm(s, 0xbf | P_EXT, data_reg, data_reg);
606 c896fe29 bellard
        }
607 c896fe29 bellard
        break;
608 c896fe29 bellard
    case 2:
609 c896fe29 bellard
        /* movl (r0), data_reg */
610 379f6698 Paul Brook
        tcg_out_modrm_offset(s, 0x8b, data_reg, r0, GUEST_BASE);
611 c896fe29 bellard
        if (bswap) {
612 c896fe29 bellard
            /* bswap */
613 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + data_reg) | P_EXT);
614 c896fe29 bellard
        }
615 c896fe29 bellard
        break;
616 c896fe29 bellard
    case 3:
617 c896fe29 bellard
        /* XXX: could be nicer */
618 c896fe29 bellard
        if (r0 == data_reg) {
619 c896fe29 bellard
            r1 = TCG_REG_EDX;
620 c896fe29 bellard
            if (r1 == data_reg)
621 c896fe29 bellard
                r1 = TCG_REG_EAX;
622 c896fe29 bellard
            tcg_out_mov(s, r1, r0);
623 c896fe29 bellard
            r0 = r1;
624 c896fe29 bellard
        }
625 c896fe29 bellard
        if (!bswap) {
626 379f6698 Paul Brook
            tcg_out_modrm_offset(s, 0x8b, data_reg, r0, GUEST_BASE);
627 adea8197 Juan Quintela
            tcg_out_modrm_offset(s, 0x8b, data_reg2, r0, GUEST_BASE + 4);
628 c896fe29 bellard
        } else {
629 379f6698 Paul Brook
            tcg_out_modrm_offset(s, 0x8b, data_reg, r0, GUEST_BASE + 4);
630 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + data_reg) | P_EXT);
631 c896fe29 bellard
632 379f6698 Paul Brook
            tcg_out_modrm_offset(s, 0x8b, data_reg2, r0, GUEST_BASE);
633 c896fe29 bellard
            /* bswap */
634 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + data_reg2) | P_EXT);
635 c896fe29 bellard
        }
636 c896fe29 bellard
        break;
637 c896fe29 bellard
    default:
638 c896fe29 bellard
        tcg_abort();
639 c896fe29 bellard
    }
640 c896fe29 bellard
641 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
642 c896fe29 bellard
    /* label2: */
643 c896fe29 bellard
    *label2_ptr = s->code_ptr - label2_ptr - 1;
644 c896fe29 bellard
#endif
645 c896fe29 bellard
}
646 c896fe29 bellard
647 c896fe29 bellard
648 c896fe29 bellard
static void tcg_out_qemu_st(TCGContext *s, const TCGArg *args,
649 c896fe29 bellard
                            int opc)
650 c896fe29 bellard
{
651 c896fe29 bellard
    int addr_reg, data_reg, data_reg2, r0, r1, mem_index, s_bits, bswap;
652 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
653 c896fe29 bellard
    uint8_t *label1_ptr, *label2_ptr;
654 c896fe29 bellard
#endif
655 c896fe29 bellard
#if TARGET_LONG_BITS == 64
656 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
657 c896fe29 bellard
    uint8_t *label3_ptr;
658 c896fe29 bellard
#endif
659 c896fe29 bellard
    int addr_reg2;
660 c896fe29 bellard
#endif
661 c896fe29 bellard
662 c896fe29 bellard
    data_reg = *args++;
663 c896fe29 bellard
    if (opc == 3)
664 c896fe29 bellard
        data_reg2 = *args++;
665 c896fe29 bellard
    else
666 c896fe29 bellard
        data_reg2 = 0;
667 c896fe29 bellard
    addr_reg = *args++;
668 c896fe29 bellard
#if TARGET_LONG_BITS == 64
669 c896fe29 bellard
    addr_reg2 = *args++;
670 c896fe29 bellard
#endif
671 c896fe29 bellard
    mem_index = *args;
672 c896fe29 bellard
673 c896fe29 bellard
    s_bits = opc;
674 c896fe29 bellard
675 c896fe29 bellard
    r0 = TCG_REG_EAX;
676 c896fe29 bellard
    r1 = TCG_REG_EDX;
677 c896fe29 bellard
678 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
679 c896fe29 bellard
    tcg_out_mov(s, r1, addr_reg); 
680 c896fe29 bellard
681 c896fe29 bellard
    tcg_out_mov(s, r0, addr_reg); 
682 c896fe29 bellard
 
683 c896fe29 bellard
    tcg_out_modrm(s, 0xc1, 5, r1); /* shr $x, r1 */
684 c896fe29 bellard
    tcg_out8(s, TARGET_PAGE_BITS - CPU_TLB_ENTRY_BITS); 
685 c896fe29 bellard
    
686 c896fe29 bellard
    tcg_out_modrm(s, 0x81, 4, r0); /* andl $x, r0 */
687 c896fe29 bellard
    tcg_out32(s, TARGET_PAGE_MASK | ((1 << s_bits) - 1));
688 c896fe29 bellard
    
689 c896fe29 bellard
    tcg_out_modrm(s, 0x81, 4, r1); /* andl $x, r1 */
690 c896fe29 bellard
    tcg_out32(s, (CPU_TLB_SIZE - 1) << CPU_TLB_ENTRY_BITS);
691 c896fe29 bellard
692 c896fe29 bellard
    tcg_out_opc(s, 0x8d); /* lea offset(r1, %ebp), r1 */
693 c896fe29 bellard
    tcg_out8(s, 0x80 | (r1 << 3) | 0x04);
694 c896fe29 bellard
    tcg_out8(s, (5 << 3) | r1);
695 c896fe29 bellard
    tcg_out32(s, offsetof(CPUState, tlb_table[mem_index][0].addr_write));
696 c896fe29 bellard
697 c896fe29 bellard
    /* cmp 0(r1), r0 */
698 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x3b, r0, r1, 0);
699 c896fe29 bellard
    
700 c896fe29 bellard
    tcg_out_mov(s, r0, addr_reg);
701 c896fe29 bellard
    
702 c896fe29 bellard
#if TARGET_LONG_BITS == 32
703 c896fe29 bellard
    /* je label1 */
704 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JE);
705 c896fe29 bellard
    label1_ptr = s->code_ptr;
706 c896fe29 bellard
    s->code_ptr++;
707 c896fe29 bellard
#else
708 c896fe29 bellard
    /* jne label3 */
709 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JNE);
710 c896fe29 bellard
    label3_ptr = s->code_ptr;
711 c896fe29 bellard
    s->code_ptr++;
712 c896fe29 bellard
    
713 c896fe29 bellard
    /* cmp 4(r1), addr_reg2 */
714 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x3b, addr_reg2, r1, 4);
715 c896fe29 bellard
716 c896fe29 bellard
    /* je label1 */
717 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JE);
718 c896fe29 bellard
    label1_ptr = s->code_ptr;
719 c896fe29 bellard
    s->code_ptr++;
720 c896fe29 bellard
    
721 c896fe29 bellard
    /* label3: */
722 c896fe29 bellard
    *label3_ptr = s->code_ptr - label3_ptr - 1;
723 c896fe29 bellard
#endif
724 c896fe29 bellard
725 c896fe29 bellard
    /* XXX: move that code at the end of the TB */
726 c896fe29 bellard
#if TARGET_LONG_BITS == 32
727 c896fe29 bellard
    if (opc == 3) {
728 c896fe29 bellard
        tcg_out_mov(s, TCG_REG_EDX, data_reg);
729 c896fe29 bellard
        tcg_out_mov(s, TCG_REG_ECX, data_reg2);
730 c896fe29 bellard
        tcg_out8(s, 0x6a); /* push Ib */
731 c896fe29 bellard
        tcg_out8(s, mem_index);
732 c896fe29 bellard
        tcg_out8(s, 0xe8);
733 c896fe29 bellard
        tcg_out32(s, (tcg_target_long)qemu_st_helpers[s_bits] - 
734 c896fe29 bellard
                  (tcg_target_long)s->code_ptr - 4);
735 c896fe29 bellard
        tcg_out_addi(s, TCG_REG_ESP, 4);
736 c896fe29 bellard
    } else {
737 c896fe29 bellard
        switch(opc) {
738 c896fe29 bellard
        case 0:
739 c896fe29 bellard
            /* movzbl */
740 c896fe29 bellard
            tcg_out_modrm(s, 0xb6 | P_EXT, TCG_REG_EDX, data_reg);
741 c896fe29 bellard
            break;
742 c896fe29 bellard
        case 1:
743 c896fe29 bellard
            /* movzwl */
744 c896fe29 bellard
            tcg_out_modrm(s, 0xb7 | P_EXT, TCG_REG_EDX, data_reg);
745 c896fe29 bellard
            break;
746 c896fe29 bellard
        case 2:
747 c896fe29 bellard
            tcg_out_mov(s, TCG_REG_EDX, data_reg);
748 c896fe29 bellard
            break;
749 c896fe29 bellard
        }
750 c896fe29 bellard
        tcg_out_movi(s, TCG_TYPE_I32, TCG_REG_ECX, mem_index);
751 c896fe29 bellard
        tcg_out8(s, 0xe8);
752 c896fe29 bellard
        tcg_out32(s, (tcg_target_long)qemu_st_helpers[s_bits] - 
753 c896fe29 bellard
                  (tcg_target_long)s->code_ptr - 4);
754 c896fe29 bellard
    }
755 c896fe29 bellard
#else
756 c896fe29 bellard
    if (opc == 3) {
757 c896fe29 bellard
        tcg_out_mov(s, TCG_REG_EDX, addr_reg2);
758 c896fe29 bellard
        tcg_out8(s, 0x6a); /* push Ib */
759 c896fe29 bellard
        tcg_out8(s, mem_index);
760 c896fe29 bellard
        tcg_out_opc(s, 0x50 + data_reg2); /* push */
761 c896fe29 bellard
        tcg_out_opc(s, 0x50 + data_reg); /* push */
762 c896fe29 bellard
        tcg_out8(s, 0xe8);
763 c896fe29 bellard
        tcg_out32(s, (tcg_target_long)qemu_st_helpers[s_bits] - 
764 c896fe29 bellard
                  (tcg_target_long)s->code_ptr - 4);
765 c896fe29 bellard
        tcg_out_addi(s, TCG_REG_ESP, 12);
766 c896fe29 bellard
    } else {
767 c896fe29 bellard
        tcg_out_mov(s, TCG_REG_EDX, addr_reg2);
768 c896fe29 bellard
        switch(opc) {
769 c896fe29 bellard
        case 0:
770 c896fe29 bellard
            /* movzbl */
771 c896fe29 bellard
            tcg_out_modrm(s, 0xb6 | P_EXT, TCG_REG_ECX, data_reg);
772 c896fe29 bellard
            break;
773 c896fe29 bellard
        case 1:
774 c896fe29 bellard
            /* movzwl */
775 c896fe29 bellard
            tcg_out_modrm(s, 0xb7 | P_EXT, TCG_REG_ECX, data_reg);
776 c896fe29 bellard
            break;
777 c896fe29 bellard
        case 2:
778 c896fe29 bellard
            tcg_out_mov(s, TCG_REG_ECX, data_reg);
779 c896fe29 bellard
            break;
780 c896fe29 bellard
        }
781 c896fe29 bellard
        tcg_out8(s, 0x6a); /* push Ib */
782 c896fe29 bellard
        tcg_out8(s, mem_index);
783 c896fe29 bellard
        tcg_out8(s, 0xe8);
784 c896fe29 bellard
        tcg_out32(s, (tcg_target_long)qemu_st_helpers[s_bits] - 
785 c896fe29 bellard
                  (tcg_target_long)s->code_ptr - 4);
786 c896fe29 bellard
        tcg_out_addi(s, TCG_REG_ESP, 4);
787 c896fe29 bellard
    }
788 c896fe29 bellard
#endif
789 c896fe29 bellard
    
790 c896fe29 bellard
    /* jmp label2 */
791 c896fe29 bellard
    tcg_out8(s, 0xeb);
792 c896fe29 bellard
    label2_ptr = s->code_ptr;
793 c896fe29 bellard
    s->code_ptr++;
794 c896fe29 bellard
    
795 c896fe29 bellard
    /* label1: */
796 c896fe29 bellard
    *label1_ptr = s->code_ptr - label1_ptr - 1;
797 c896fe29 bellard
798 c896fe29 bellard
    /* add x(r1), r0 */
799 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x03, r0, r1, offsetof(CPUTLBEntry, addend) - 
800 c896fe29 bellard
                         offsetof(CPUTLBEntry, addr_write));
801 c896fe29 bellard
#else
802 c896fe29 bellard
    r0 = addr_reg;
803 c896fe29 bellard
#endif
804 c896fe29 bellard
805 c896fe29 bellard
#ifdef TARGET_WORDS_BIGENDIAN
806 c896fe29 bellard
    bswap = 1;
807 c896fe29 bellard
#else
808 c896fe29 bellard
    bswap = 0;
809 c896fe29 bellard
#endif
810 c896fe29 bellard
    switch(opc) {
811 c896fe29 bellard
    case 0:
812 c896fe29 bellard
        /* movb */
813 379f6698 Paul Brook
        tcg_out_modrm_offset(s, 0x88, data_reg, r0, GUEST_BASE);
814 c896fe29 bellard
        break;
815 c896fe29 bellard
    case 1:
816 c896fe29 bellard
        if (bswap) {
817 c896fe29 bellard
            tcg_out_mov(s, r1, data_reg);
818 c896fe29 bellard
            tcg_out8(s, 0x66); /* rolw $8, %ecx */
819 c896fe29 bellard
            tcg_out_modrm(s, 0xc1, 0, r1);
820 c896fe29 bellard
            tcg_out8(s, 8);
821 c896fe29 bellard
            data_reg = r1;
822 c896fe29 bellard
        }
823 c896fe29 bellard
        /* movw */
824 c896fe29 bellard
        tcg_out8(s, 0x66);
825 379f6698 Paul Brook
        tcg_out_modrm_offset(s, 0x89, data_reg, r0, GUEST_BASE);
826 c896fe29 bellard
        break;
827 c896fe29 bellard
    case 2:
828 c896fe29 bellard
        if (bswap) {
829 c896fe29 bellard
            tcg_out_mov(s, r1, data_reg);
830 c896fe29 bellard
            /* bswap data_reg */
831 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + r1) | P_EXT);
832 c896fe29 bellard
            data_reg = r1;
833 c896fe29 bellard
        }
834 c896fe29 bellard
        /* movl */
835 379f6698 Paul Brook
        tcg_out_modrm_offset(s, 0x89, data_reg, r0, GUEST_BASE);
836 c896fe29 bellard
        break;
837 c896fe29 bellard
    case 3:
838 c896fe29 bellard
        if (bswap) {
839 c896fe29 bellard
            tcg_out_mov(s, r1, data_reg2);
840 c896fe29 bellard
            /* bswap data_reg */
841 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + r1) | P_EXT);
842 379f6698 Paul Brook
            tcg_out_modrm_offset(s, 0x89, r1, r0, GUEST_BASE);
843 c896fe29 bellard
            tcg_out_mov(s, r1, data_reg);
844 c896fe29 bellard
            /* bswap data_reg */
845 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + r1) | P_EXT);
846 379f6698 Paul Brook
            tcg_out_modrm_offset(s, 0x89, r1, r0, GUEST_BASE + 4);
847 c896fe29 bellard
        } else {
848 379f6698 Paul Brook
            tcg_out_modrm_offset(s, 0x89, data_reg, r0, GUEST_BASE);
849 379f6698 Paul Brook
            tcg_out_modrm_offset(s, 0x89, data_reg2, r0, GUEST_BASE + 4);
850 c896fe29 bellard
        }
851 c896fe29 bellard
        break;
852 c896fe29 bellard
    default:
853 c896fe29 bellard
        tcg_abort();
854 c896fe29 bellard
    }
855 c896fe29 bellard
856 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
857 c896fe29 bellard
    /* label2: */
858 c896fe29 bellard
    *label2_ptr = s->code_ptr - label2_ptr - 1;
859 c896fe29 bellard
#endif
860 c896fe29 bellard
}
861 c896fe29 bellard
862 c896fe29 bellard
static inline void tcg_out_op(TCGContext *s, int opc, 
863 c896fe29 bellard
                              const TCGArg *args, const int *const_args)
864 c896fe29 bellard
{
865 c896fe29 bellard
    int c;
866 c896fe29 bellard
    
867 c896fe29 bellard
    switch(opc) {
868 c896fe29 bellard
    case INDEX_op_exit_tb:
869 c896fe29 bellard
        tcg_out_movi(s, TCG_TYPE_I32, TCG_REG_EAX, args[0]);
870 b03cce8e bellard
        tcg_out8(s, 0xe9); /* jmp tb_ret_addr */
871 b03cce8e bellard
        tcg_out32(s, tb_ret_addr - s->code_ptr - 4);
872 c896fe29 bellard
        break;
873 c896fe29 bellard
    case INDEX_op_goto_tb:
874 c896fe29 bellard
        if (s->tb_jmp_offset) {
875 c896fe29 bellard
            /* direct jump method */
876 c896fe29 bellard
            tcg_out8(s, 0xe9); /* jmp im */
877 c896fe29 bellard
            s->tb_jmp_offset[args[0]] = s->code_ptr - s->code_buf;
878 c896fe29 bellard
            tcg_out32(s, 0);
879 c896fe29 bellard
        } else {
880 c896fe29 bellard
            /* indirect jump method */
881 c896fe29 bellard
            /* jmp Ev */
882 c896fe29 bellard
            tcg_out_modrm_offset(s, 0xff, 4, -1, 
883 c896fe29 bellard
                                 (tcg_target_long)(s->tb_next + args[0]));
884 c896fe29 bellard
        }
885 c896fe29 bellard
        s->tb_next_offset[args[0]] = s->code_ptr - s->code_buf;
886 c896fe29 bellard
        break;
887 c896fe29 bellard
    case INDEX_op_call:
888 c896fe29 bellard
        if (const_args[0]) {
889 c896fe29 bellard
            tcg_out8(s, 0xe8);
890 c896fe29 bellard
            tcg_out32(s, args[0] - (tcg_target_long)s->code_ptr - 4);
891 c896fe29 bellard
        } else {
892 c896fe29 bellard
            tcg_out_modrm(s, 0xff, 2, args[0]);
893 c896fe29 bellard
        }
894 c896fe29 bellard
        break;
895 c896fe29 bellard
    case INDEX_op_jmp:
896 c896fe29 bellard
        if (const_args[0]) {
897 c896fe29 bellard
            tcg_out8(s, 0xe9);
898 c896fe29 bellard
            tcg_out32(s, args[0] - (tcg_target_long)s->code_ptr - 4);
899 c896fe29 bellard
        } else {
900 c896fe29 bellard
            tcg_out_modrm(s, 0xff, 4, args[0]);
901 c896fe29 bellard
        }
902 c896fe29 bellard
        break;
903 c896fe29 bellard
    case INDEX_op_br:
904 c896fe29 bellard
        tcg_out_jxx(s, JCC_JMP, args[0]);
905 c896fe29 bellard
        break;
906 c896fe29 bellard
    case INDEX_op_movi_i32:
907 c896fe29 bellard
        tcg_out_movi(s, TCG_TYPE_I32, args[0], args[1]);
908 c896fe29 bellard
        break;
909 c896fe29 bellard
    case INDEX_op_ld8u_i32:
910 c896fe29 bellard
        /* movzbl */
911 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xb6 | P_EXT, args[0], args[1], args[2]);
912 c896fe29 bellard
        break;
913 c896fe29 bellard
    case INDEX_op_ld8s_i32:
914 c896fe29 bellard
        /* movsbl */
915 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbe | P_EXT, args[0], args[1], args[2]);
916 c896fe29 bellard
        break;
917 c896fe29 bellard
    case INDEX_op_ld16u_i32:
918 c896fe29 bellard
        /* movzwl */
919 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xb7 | P_EXT, args[0], args[1], args[2]);
920 c896fe29 bellard
        break;
921 c896fe29 bellard
    case INDEX_op_ld16s_i32:
922 c896fe29 bellard
        /* movswl */
923 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbf | P_EXT, args[0], args[1], args[2]);
924 c896fe29 bellard
        break;
925 c896fe29 bellard
    case INDEX_op_ld_i32:
926 c896fe29 bellard
        /* movl */
927 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x8b, args[0], args[1], args[2]);
928 c896fe29 bellard
        break;
929 c896fe29 bellard
    case INDEX_op_st8_i32:
930 c896fe29 bellard
        /* movb */
931 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x88, args[0], args[1], args[2]);
932 c896fe29 bellard
        break;
933 c896fe29 bellard
    case INDEX_op_st16_i32:
934 c896fe29 bellard
        /* movw */
935 c896fe29 bellard
        tcg_out8(s, 0x66);
936 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89, args[0], args[1], args[2]);
937 c896fe29 bellard
        break;
938 c896fe29 bellard
    case INDEX_op_st_i32:
939 c896fe29 bellard
        /* movl */
940 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89, args[0], args[1], args[2]);
941 c896fe29 bellard
        break;
942 c896fe29 bellard
    case INDEX_op_sub_i32:
943 c896fe29 bellard
        c = ARITH_SUB;
944 c896fe29 bellard
        goto gen_arith;
945 c896fe29 bellard
    case INDEX_op_and_i32:
946 c896fe29 bellard
        c = ARITH_AND;
947 c896fe29 bellard
        goto gen_arith;
948 c896fe29 bellard
    case INDEX_op_or_i32:
949 c896fe29 bellard
        c = ARITH_OR;
950 c896fe29 bellard
        goto gen_arith;
951 c896fe29 bellard
    case INDEX_op_xor_i32:
952 c896fe29 bellard
        c = ARITH_XOR;
953 c896fe29 bellard
        goto gen_arith;
954 c896fe29 bellard
    case INDEX_op_add_i32:
955 c896fe29 bellard
        c = ARITH_ADD;
956 c896fe29 bellard
    gen_arith:
957 c896fe29 bellard
        if (const_args[2]) {
958 c896fe29 bellard
            tgen_arithi(s, c, args[0], args[2]);
959 c896fe29 bellard
        } else {
960 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (c << 3), args[2], args[0]);
961 c896fe29 bellard
        }
962 c896fe29 bellard
        break;
963 c896fe29 bellard
    case INDEX_op_mul_i32:
964 c896fe29 bellard
        if (const_args[2]) {
965 c896fe29 bellard
            int32_t val;
966 c896fe29 bellard
            val = args[2];
967 c896fe29 bellard
            if (val == (int8_t)val) {
968 c896fe29 bellard
                tcg_out_modrm(s, 0x6b, args[0], args[0]);
969 c896fe29 bellard
                tcg_out8(s, val);
970 c896fe29 bellard
            } else {
971 c896fe29 bellard
                tcg_out_modrm(s, 0x69, args[0], args[0]);
972 c896fe29 bellard
                tcg_out32(s, val);
973 c896fe29 bellard
            }
974 c896fe29 bellard
        } else {
975 c896fe29 bellard
            tcg_out_modrm(s, 0xaf | P_EXT, args[0], args[2]);
976 c896fe29 bellard
        }
977 c896fe29 bellard
        break;
978 c896fe29 bellard
    case INDEX_op_mulu2_i32:
979 c896fe29 bellard
        tcg_out_modrm(s, 0xf7, 4, args[3]);
980 c896fe29 bellard
        break;
981 c896fe29 bellard
    case INDEX_op_div2_i32:
982 c896fe29 bellard
        tcg_out_modrm(s, 0xf7, 7, args[4]);
983 c896fe29 bellard
        break;
984 c896fe29 bellard
    case INDEX_op_divu2_i32:
985 c896fe29 bellard
        tcg_out_modrm(s, 0xf7, 6, args[4]);
986 c896fe29 bellard
        break;
987 c896fe29 bellard
    case INDEX_op_shl_i32:
988 c896fe29 bellard
        c = SHIFT_SHL;
989 c896fe29 bellard
    gen_shift32:
990 c896fe29 bellard
        if (const_args[2]) {
991 c896fe29 bellard
            if (args[2] == 1) {
992 c896fe29 bellard
                tcg_out_modrm(s, 0xd1, c, args[0]);
993 c896fe29 bellard
            } else {
994 c896fe29 bellard
                tcg_out_modrm(s, 0xc1, c, args[0]);
995 c896fe29 bellard
                tcg_out8(s, args[2]);
996 c896fe29 bellard
            }
997 c896fe29 bellard
        } else {
998 c896fe29 bellard
            tcg_out_modrm(s, 0xd3, c, args[0]);
999 c896fe29 bellard
        }
1000 c896fe29 bellard
        break;
1001 c896fe29 bellard
    case INDEX_op_shr_i32:
1002 c896fe29 bellard
        c = SHIFT_SHR;
1003 c896fe29 bellard
        goto gen_shift32;
1004 c896fe29 bellard
    case INDEX_op_sar_i32:
1005 c896fe29 bellard
        c = SHIFT_SAR;
1006 c896fe29 bellard
        goto gen_shift32;
1007 9619376c aurel32
    case INDEX_op_rotl_i32:
1008 9619376c aurel32
        c = SHIFT_ROL;
1009 9619376c aurel32
        goto gen_shift32;
1010 9619376c aurel32
    case INDEX_op_rotr_i32:
1011 9619376c aurel32
        c = SHIFT_ROR;
1012 9619376c aurel32
        goto gen_shift32;
1013 9619376c aurel32
1014 c896fe29 bellard
    case INDEX_op_add2_i32:
1015 c896fe29 bellard
        if (const_args[4]) 
1016 c896fe29 bellard
            tgen_arithi(s, ARITH_ADD, args[0], args[4]);
1017 c896fe29 bellard
        else
1018 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (ARITH_ADD << 3), args[4], args[0]);
1019 c896fe29 bellard
        if (const_args[5]) 
1020 c896fe29 bellard
            tgen_arithi(s, ARITH_ADC, args[1], args[5]);
1021 c896fe29 bellard
        else
1022 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (ARITH_ADC << 3), args[5], args[1]);
1023 c896fe29 bellard
        break;
1024 c896fe29 bellard
    case INDEX_op_sub2_i32:
1025 c896fe29 bellard
        if (const_args[4]) 
1026 c896fe29 bellard
            tgen_arithi(s, ARITH_SUB, args[0], args[4]);
1027 c896fe29 bellard
        else
1028 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (ARITH_SUB << 3), args[4], args[0]);
1029 c896fe29 bellard
        if (const_args[5]) 
1030 c896fe29 bellard
            tgen_arithi(s, ARITH_SBB, args[1], args[5]);
1031 c896fe29 bellard
        else
1032 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (ARITH_SBB << 3), args[5], args[1]);
1033 c896fe29 bellard
        break;
1034 c896fe29 bellard
    case INDEX_op_brcond_i32:
1035 c896fe29 bellard
        tcg_out_brcond(s, args[2], args[0], args[1], const_args[1], args[3]);
1036 c896fe29 bellard
        break;
1037 c896fe29 bellard
    case INDEX_op_brcond2_i32:
1038 c896fe29 bellard
        tcg_out_brcond2(s, args, const_args);
1039 c896fe29 bellard
        break;
1040 c896fe29 bellard
1041 5d40cd63 aurel32
    case INDEX_op_bswap16_i32:
1042 5d40cd63 aurel32
        tcg_out8(s, 0x66);
1043 5d40cd63 aurel32
        tcg_out_modrm(s, 0xc1, SHIFT_ROL, args[0]);
1044 5d40cd63 aurel32
        tcg_out8(s, 8);
1045 5d40cd63 aurel32
        break;
1046 66896cb8 aurel32
    case INDEX_op_bswap32_i32:
1047 9619376c aurel32
        tcg_out_opc(s, (0xc8 + args[0]) | P_EXT);
1048 9619376c aurel32
        break;
1049 9619376c aurel32
1050 9619376c aurel32
    case INDEX_op_neg_i32:
1051 9619376c aurel32
        tcg_out_modrm(s, 0xf7, 3, args[0]);
1052 9619376c aurel32
        break;
1053 9619376c aurel32
1054 9619376c aurel32
    case INDEX_op_not_i32:
1055 9619376c aurel32
        tcg_out_modrm(s, 0xf7, 2, args[0]);
1056 9619376c aurel32
        break;
1057 9619376c aurel32
1058 9619376c aurel32
    case INDEX_op_ext8s_i32:
1059 9619376c aurel32
        tcg_out_modrm(s, 0xbe | P_EXT, args[0], args[1]);
1060 9619376c aurel32
        break;
1061 9619376c aurel32
    case INDEX_op_ext16s_i32:
1062 9619376c aurel32
        tcg_out_modrm(s, 0xbf | P_EXT, args[0], args[1]);
1063 9619376c aurel32
        break;
1064 9619376c aurel32
1065 c896fe29 bellard
    case INDEX_op_qemu_ld8u:
1066 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 0);
1067 c896fe29 bellard
        break;
1068 c896fe29 bellard
    case INDEX_op_qemu_ld8s:
1069 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 0 | 4);
1070 c896fe29 bellard
        break;
1071 c896fe29 bellard
    case INDEX_op_qemu_ld16u:
1072 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 1);
1073 c896fe29 bellard
        break;
1074 c896fe29 bellard
    case INDEX_op_qemu_ld16s:
1075 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 1 | 4);
1076 c896fe29 bellard
        break;
1077 c896fe29 bellard
    case INDEX_op_qemu_ld32u:
1078 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 2);
1079 c896fe29 bellard
        break;
1080 c896fe29 bellard
    case INDEX_op_qemu_ld64:
1081 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 3);
1082 c896fe29 bellard
        break;
1083 c896fe29 bellard
        
1084 c896fe29 bellard
    case INDEX_op_qemu_st8:
1085 c896fe29 bellard
        tcg_out_qemu_st(s, args, 0);
1086 c896fe29 bellard
        break;
1087 c896fe29 bellard
    case INDEX_op_qemu_st16:
1088 c896fe29 bellard
        tcg_out_qemu_st(s, args, 1);
1089 c896fe29 bellard
        break;
1090 c896fe29 bellard
    case INDEX_op_qemu_st32:
1091 c896fe29 bellard
        tcg_out_qemu_st(s, args, 2);
1092 c896fe29 bellard
        break;
1093 c896fe29 bellard
    case INDEX_op_qemu_st64:
1094 c896fe29 bellard
        tcg_out_qemu_st(s, args, 3);
1095 c896fe29 bellard
        break;
1096 c896fe29 bellard
1097 c896fe29 bellard
    default:
1098 c896fe29 bellard
        tcg_abort();
1099 c896fe29 bellard
    }
1100 c896fe29 bellard
}
1101 c896fe29 bellard
1102 c896fe29 bellard
static const TCGTargetOpDef x86_op_defs[] = {
1103 c896fe29 bellard
    { INDEX_op_exit_tb, { } },
1104 c896fe29 bellard
    { INDEX_op_goto_tb, { } },
1105 c896fe29 bellard
    { INDEX_op_call, { "ri" } },
1106 c896fe29 bellard
    { INDEX_op_jmp, { "ri" } },
1107 c896fe29 bellard
    { INDEX_op_br, { } },
1108 c896fe29 bellard
    { INDEX_op_mov_i32, { "r", "r" } },
1109 c896fe29 bellard
    { INDEX_op_movi_i32, { "r" } },
1110 c896fe29 bellard
    { INDEX_op_ld8u_i32, { "r", "r" } },
1111 c896fe29 bellard
    { INDEX_op_ld8s_i32, { "r", "r" } },
1112 c896fe29 bellard
    { INDEX_op_ld16u_i32, { "r", "r" } },
1113 c896fe29 bellard
    { INDEX_op_ld16s_i32, { "r", "r" } },
1114 c896fe29 bellard
    { INDEX_op_ld_i32, { "r", "r" } },
1115 c896fe29 bellard
    { INDEX_op_st8_i32, { "q", "r" } },
1116 c896fe29 bellard
    { INDEX_op_st16_i32, { "r", "r" } },
1117 c896fe29 bellard
    { INDEX_op_st_i32, { "r", "r" } },
1118 c896fe29 bellard
1119 c896fe29 bellard
    { INDEX_op_add_i32, { "r", "0", "ri" } },
1120 c896fe29 bellard
    { INDEX_op_sub_i32, { "r", "0", "ri" } },
1121 c896fe29 bellard
    { INDEX_op_mul_i32, { "r", "0", "ri" } },
1122 c896fe29 bellard
    { INDEX_op_mulu2_i32, { "a", "d", "a", "r" } },
1123 c896fe29 bellard
    { INDEX_op_div2_i32, { "a", "d", "0", "1", "r" } },
1124 c896fe29 bellard
    { INDEX_op_divu2_i32, { "a", "d", "0", "1", "r" } },
1125 c896fe29 bellard
    { INDEX_op_and_i32, { "r", "0", "ri" } },
1126 c896fe29 bellard
    { INDEX_op_or_i32, { "r", "0", "ri" } },
1127 c896fe29 bellard
    { INDEX_op_xor_i32, { "r", "0", "ri" } },
1128 c896fe29 bellard
1129 c896fe29 bellard
    { INDEX_op_shl_i32, { "r", "0", "ci" } },
1130 c896fe29 bellard
    { INDEX_op_shr_i32, { "r", "0", "ci" } },
1131 c896fe29 bellard
    { INDEX_op_sar_i32, { "r", "0", "ci" } },
1132 9619376c aurel32
    { INDEX_op_sar_i32, { "r", "0", "ci" } },
1133 9619376c aurel32
    { INDEX_op_rotl_i32, { "r", "0", "ci" } },
1134 9619376c aurel32
    { INDEX_op_rotr_i32, { "r", "0", "ci" } },
1135 c896fe29 bellard
1136 c896fe29 bellard
    { INDEX_op_brcond_i32, { "r", "ri" } },
1137 c896fe29 bellard
1138 c896fe29 bellard
    { INDEX_op_add2_i32, { "r", "r", "0", "1", "ri", "ri" } },
1139 c896fe29 bellard
    { INDEX_op_sub2_i32, { "r", "r", "0", "1", "ri", "ri" } },
1140 c896fe29 bellard
    { INDEX_op_brcond2_i32, { "r", "r", "ri", "ri" } },
1141 c896fe29 bellard
1142 5d40cd63 aurel32
    { INDEX_op_bswap16_i32, { "r", "0" } },
1143 66896cb8 aurel32
    { INDEX_op_bswap32_i32, { "r", "0" } },
1144 9619376c aurel32
1145 9619376c aurel32
    { INDEX_op_neg_i32, { "r", "0" } },
1146 9619376c aurel32
1147 9619376c aurel32
    { INDEX_op_not_i32, { "r", "0" } },
1148 9619376c aurel32
1149 9619376c aurel32
    { INDEX_op_ext8s_i32, { "r", "q" } },
1150 9619376c aurel32
    { INDEX_op_ext16s_i32, { "r", "r" } },
1151 9619376c aurel32
1152 c896fe29 bellard
#if TARGET_LONG_BITS == 32
1153 c896fe29 bellard
    { INDEX_op_qemu_ld8u, { "r", "L" } },
1154 c896fe29 bellard
    { INDEX_op_qemu_ld8s, { "r", "L" } },
1155 c896fe29 bellard
    { INDEX_op_qemu_ld16u, { "r", "L" } },
1156 c896fe29 bellard
    { INDEX_op_qemu_ld16s, { "r", "L" } },
1157 c896fe29 bellard
    { INDEX_op_qemu_ld32u, { "r", "L" } },
1158 c896fe29 bellard
    { INDEX_op_qemu_ld64, { "r", "r", "L" } },
1159 c896fe29 bellard
1160 c896fe29 bellard
    { INDEX_op_qemu_st8, { "cb", "L" } },
1161 c896fe29 bellard
    { INDEX_op_qemu_st16, { "L", "L" } },
1162 c896fe29 bellard
    { INDEX_op_qemu_st32, { "L", "L" } },
1163 c896fe29 bellard
    { INDEX_op_qemu_st64, { "L", "L", "L" } },
1164 c896fe29 bellard
#else
1165 c896fe29 bellard
    { INDEX_op_qemu_ld8u, { "r", "L", "L" } },
1166 c896fe29 bellard
    { INDEX_op_qemu_ld8s, { "r", "L", "L" } },
1167 c896fe29 bellard
    { INDEX_op_qemu_ld16u, { "r", "L", "L" } },
1168 c896fe29 bellard
    { INDEX_op_qemu_ld16s, { "r", "L", "L" } },
1169 c896fe29 bellard
    { INDEX_op_qemu_ld32u, { "r", "L", "L" } },
1170 c896fe29 bellard
    { INDEX_op_qemu_ld64, { "r", "r", "L", "L" } },
1171 c896fe29 bellard
1172 c896fe29 bellard
    { INDEX_op_qemu_st8, { "cb", "L", "L" } },
1173 c896fe29 bellard
    { INDEX_op_qemu_st16, { "L", "L", "L" } },
1174 c896fe29 bellard
    { INDEX_op_qemu_st32, { "L", "L", "L" } },
1175 c896fe29 bellard
    { INDEX_op_qemu_st64, { "L", "L", "L", "L" } },
1176 c896fe29 bellard
#endif
1177 c896fe29 bellard
    { -1 },
1178 c896fe29 bellard
};
1179 c896fe29 bellard
1180 b03cce8e bellard
static int tcg_target_callee_save_regs[] = {
1181 b03cce8e bellard
    /*    TCG_REG_EBP, */ /* currently used for the global env, so no
1182 b03cce8e bellard
                             need to save */
1183 b03cce8e bellard
    TCG_REG_EBX,
1184 b03cce8e bellard
    TCG_REG_ESI,
1185 b03cce8e bellard
    TCG_REG_EDI,
1186 b03cce8e bellard
};
1187 b03cce8e bellard
1188 b03cce8e bellard
static inline void tcg_out_push(TCGContext *s, int reg)
1189 b03cce8e bellard
{
1190 b03cce8e bellard
    tcg_out_opc(s, 0x50 + reg);
1191 b03cce8e bellard
}
1192 b03cce8e bellard
1193 b03cce8e bellard
static inline void tcg_out_pop(TCGContext *s, int reg)
1194 b03cce8e bellard
{
1195 b03cce8e bellard
    tcg_out_opc(s, 0x58 + reg);
1196 b03cce8e bellard
}
1197 b03cce8e bellard
1198 b03cce8e bellard
/* Generate global QEMU prologue and epilogue code */
1199 b03cce8e bellard
void tcg_target_qemu_prologue(TCGContext *s)
1200 b03cce8e bellard
{
1201 b03cce8e bellard
    int i, frame_size, push_size, stack_addend;
1202 b03cce8e bellard
    
1203 b03cce8e bellard
    /* TB prologue */
1204 b03cce8e bellard
    /* save all callee saved registers */
1205 b03cce8e bellard
    for(i = 0; i < ARRAY_SIZE(tcg_target_callee_save_regs); i++) {
1206 b03cce8e bellard
        tcg_out_push(s, tcg_target_callee_save_regs[i]);
1207 b03cce8e bellard
    }
1208 b03cce8e bellard
    /* reserve some stack space */
1209 b03cce8e bellard
    push_size = 4 + ARRAY_SIZE(tcg_target_callee_save_regs) * 4;
1210 b03cce8e bellard
    frame_size = push_size + TCG_STATIC_CALL_ARGS_SIZE;
1211 b03cce8e bellard
    frame_size = (frame_size + TCG_TARGET_STACK_ALIGN - 1) & 
1212 b03cce8e bellard
        ~(TCG_TARGET_STACK_ALIGN - 1);
1213 b03cce8e bellard
    stack_addend = frame_size - push_size;
1214 b03cce8e bellard
    tcg_out_addi(s, TCG_REG_ESP, -stack_addend);
1215 b03cce8e bellard
1216 b03cce8e bellard
    tcg_out_modrm(s, 0xff, 4, TCG_REG_EAX); /* jmp *%eax */
1217 b03cce8e bellard
    
1218 b03cce8e bellard
    /* TB epilogue */
1219 b03cce8e bellard
    tb_ret_addr = s->code_ptr;
1220 b03cce8e bellard
    tcg_out_addi(s, TCG_REG_ESP, stack_addend);
1221 b03cce8e bellard
    for(i = ARRAY_SIZE(tcg_target_callee_save_regs) - 1; i >= 0; i--) {
1222 b03cce8e bellard
        tcg_out_pop(s, tcg_target_callee_save_regs[i]);
1223 b03cce8e bellard
    }
1224 b03cce8e bellard
    tcg_out8(s, 0xc3); /* ret */
1225 b03cce8e bellard
}
1226 b03cce8e bellard
1227 c896fe29 bellard
void tcg_target_init(TCGContext *s)
1228 c896fe29 bellard
{
1229 c896fe29 bellard
    /* fail safe */
1230 c896fe29 bellard
    if ((1 << CPU_TLB_ENTRY_BITS) != sizeof(CPUTLBEntry))
1231 c896fe29 bellard
        tcg_abort();
1232 c896fe29 bellard
1233 c896fe29 bellard
    tcg_regset_set32(tcg_target_available_regs[TCG_TYPE_I32], 0, 0xff);
1234 c896fe29 bellard
    tcg_regset_set32(tcg_target_call_clobber_regs, 0,
1235 c896fe29 bellard
                     (1 << TCG_REG_EAX) | 
1236 c896fe29 bellard
                     (1 << TCG_REG_EDX) | 
1237 c896fe29 bellard
                     (1 << TCG_REG_ECX));
1238 c896fe29 bellard
    
1239 c896fe29 bellard
    tcg_regset_clear(s->reserved_regs);
1240 c896fe29 bellard
    tcg_regset_set_reg(s->reserved_regs, TCG_REG_ESP);
1241 c896fe29 bellard
1242 c896fe29 bellard
    tcg_add_target_add_op_defs(x86_op_defs);
1243 c896fe29 bellard
}