Statistics
| Branch: | Revision:

root / target-ppc / helper.c @ 07ad1b93

History | View | Annotate | Download (7 kB)

1 79aceca5 bellard
/*
2 79aceca5 bellard
 *  PPC emulation helpers for qemu.
3 79aceca5 bellard
 * 
4 79aceca5 bellard
 *  Copyright (c) 2003 Jocelyn Mayer
5 79aceca5 bellard
 *
6 79aceca5 bellard
 * This library is free software; you can redistribute it and/or
7 79aceca5 bellard
 * modify it under the terms of the GNU Lesser General Public
8 79aceca5 bellard
 * License as published by the Free Software Foundation; either
9 79aceca5 bellard
 * version 2 of the License, or (at your option) any later version.
10 79aceca5 bellard
 *
11 79aceca5 bellard
 * This library is distributed in the hope that it will be useful,
12 79aceca5 bellard
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 79aceca5 bellard
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14 79aceca5 bellard
 * Lesser General Public License for more details.
15 79aceca5 bellard
 *
16 79aceca5 bellard
 * You should have received a copy of the GNU Lesser General Public
17 79aceca5 bellard
 * License along with this library; if not, write to the Free Software
18 79aceca5 bellard
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
19 79aceca5 bellard
 */
20 79aceca5 bellard
#include "exec.h"
21 79aceca5 bellard
22 79aceca5 bellard
extern FILE *logfile;
23 79aceca5 bellard
24 79aceca5 bellard
void cpu_loop_exit(void)
25 79aceca5 bellard
{
26 79aceca5 bellard
    longjmp(env->jmp_env, 1);
27 79aceca5 bellard
}
28 79aceca5 bellard
29 79aceca5 bellard
/* shortcuts to generate exceptions */
30 79aceca5 bellard
void raise_exception_err (int exception_index, int error_code)
31 79aceca5 bellard
{
32 79aceca5 bellard
    env->exception_index = exception_index;
33 79aceca5 bellard
    env->error_code = error_code;
34 79aceca5 bellard
35 79aceca5 bellard
    cpu_loop_exit();
36 79aceca5 bellard
}
37 79aceca5 bellard
38 79aceca5 bellard
void raise_exception (int exception_index)
39 79aceca5 bellard
{
40 79aceca5 bellard
    env->exception_index = exception_index;
41 79aceca5 bellard
    env->error_code = 0;
42 79aceca5 bellard
43 79aceca5 bellard
    cpu_loop_exit();
44 79aceca5 bellard
}
45 79aceca5 bellard
46 79aceca5 bellard
/* Helpers for "fat" micro operations */
47 79aceca5 bellard
uint32_t do_load_cr (void)
48 79aceca5 bellard
{
49 79aceca5 bellard
    return (env->crf[0] << 28) |
50 79aceca5 bellard
        (env->crf[1] << 24) |
51 79aceca5 bellard
        (env->crf[2] << 20) |
52 79aceca5 bellard
        (env->crf[3] << 16) |
53 79aceca5 bellard
        (env->crf[4] << 12) |
54 79aceca5 bellard
        (env->crf[5] << 8) |
55 79aceca5 bellard
        (env->crf[6] << 4) |
56 79aceca5 bellard
        (env->crf[7] << 0);
57 79aceca5 bellard
}
58 79aceca5 bellard
59 79aceca5 bellard
void do_store_cr (uint32_t crn, uint32_t value)
60 79aceca5 bellard
{
61 79aceca5 bellard
    int i, sh;
62 79aceca5 bellard
63 79aceca5 bellard
    for (i = 0, sh = 7; i < 8; i++, sh --) {
64 79aceca5 bellard
        if (crn & (1 << sh))
65 79aceca5 bellard
            env->crf[i] = (value >> (sh * 4)) & 0xF;
66 79aceca5 bellard
    }
67 79aceca5 bellard
}
68 79aceca5 bellard
69 79aceca5 bellard
uint32_t do_load_xer (void)
70 79aceca5 bellard
{
71 79aceca5 bellard
    return (xer_so << XER_SO) |
72 79aceca5 bellard
        (xer_ov << XER_OV) |
73 79aceca5 bellard
        (xer_ca << XER_CA) |
74 79aceca5 bellard
        (xer_bc << XER_BC);
75 79aceca5 bellard
}
76 79aceca5 bellard
77 79aceca5 bellard
void do_store_xer (uint32_t value)
78 79aceca5 bellard
{
79 79aceca5 bellard
    xer_so = (value >> XER_SO) & 0x01;
80 79aceca5 bellard
    xer_ov = (value >> XER_OV) & 0x01;
81 79aceca5 bellard
    xer_ca = (value >> XER_CA) & 0x01;
82 79aceca5 bellard
    xer_bc = (value >> XER_BC) & 0x1f;
83 79aceca5 bellard
}
84 79aceca5 bellard
85 79aceca5 bellard
uint32_t do_load_msr (void)
86 79aceca5 bellard
{
87 79aceca5 bellard
    return (msr_pow << MSR_POW) |
88 79aceca5 bellard
        (msr_ile << MSR_ILE) |
89 79aceca5 bellard
        (msr_ee << MSR_EE) |
90 79aceca5 bellard
        (msr_pr << MSR_PR) |
91 79aceca5 bellard
        (msr_fp << MSR_FP) |
92 79aceca5 bellard
        (msr_me << MSR_ME) |
93 79aceca5 bellard
        (msr_fe0 << MSR_FE0) |
94 79aceca5 bellard
        (msr_se << MSR_SE) |
95 79aceca5 bellard
        (msr_be << MSR_BE) |
96 79aceca5 bellard
        (msr_fe1 << MSR_FE1) |
97 79aceca5 bellard
        (msr_ip << MSR_IP) |
98 79aceca5 bellard
        (msr_ir << MSR_IR) |
99 79aceca5 bellard
        (msr_dr << MSR_DR) |
100 79aceca5 bellard
        (msr_ri << MSR_RI) |
101 79aceca5 bellard
        (msr_le << MSR_LE);
102 79aceca5 bellard
}
103 79aceca5 bellard
104 79aceca5 bellard
void do_store_msr (uint32_t msr_value)
105 79aceca5 bellard
{
106 79aceca5 bellard
    msr_pow = (msr_value >> MSR_POW) & 0x03;
107 79aceca5 bellard
    msr_ile = (msr_value >> MSR_ILE) & 0x01;
108 79aceca5 bellard
    msr_ee = (msr_value >> MSR_EE) & 0x01;
109 79aceca5 bellard
    msr_pr = (msr_value >> MSR_PR) & 0x01;
110 79aceca5 bellard
    msr_fp = (msr_value >> MSR_FP) & 0x01;
111 79aceca5 bellard
    msr_me = (msr_value >> MSR_ME) & 0x01;
112 79aceca5 bellard
    msr_fe0 = (msr_value >> MSR_FE0) & 0x01;
113 79aceca5 bellard
    msr_se = (msr_value >> MSR_SE) & 0x01;
114 79aceca5 bellard
    msr_be = (msr_value >> MSR_BE) & 0x01;
115 79aceca5 bellard
    msr_fe1 = (msr_value >> MSR_FE1) & 0x01;
116 79aceca5 bellard
    msr_ip = (msr_value >> MSR_IP) & 0x01;
117 79aceca5 bellard
    msr_ir = (msr_value >> MSR_IR) & 0x01;
118 79aceca5 bellard
    msr_dr = (msr_value >> MSR_DR) & 0x01;
119 79aceca5 bellard
    msr_ri = (msr_value >> MSR_RI) & 0x01;
120 79aceca5 bellard
    msr_le = (msr_value >> MSR_LE) & 0x01;
121 79aceca5 bellard
}
122 79aceca5 bellard
123 79aceca5 bellard
/* The 32 MSB of the target fpr are undefined. They'll be zero... */
124 79aceca5 bellard
uint32_t do_load_fpscr (void)
125 79aceca5 bellard
{
126 79aceca5 bellard
    return (fpscr_fx  << FPSCR_FX) |
127 79aceca5 bellard
        (fpscr_fex    << FPSCR_FEX) |
128 79aceca5 bellard
        (fpscr_vx     << FPSCR_VX) |
129 79aceca5 bellard
        (fpscr_ox     << FPSCR_OX) |
130 79aceca5 bellard
        (fpscr_ux     << FPSCR_UX) |
131 79aceca5 bellard
        (fpscr_zx     << FPSCR_ZX) |
132 79aceca5 bellard
        (fpscr_xx     << FPSCR_XX) |
133 79aceca5 bellard
        (fpscr_vsxnan << FPSCR_VXSNAN) |
134 79aceca5 bellard
        (fpscr_vxisi  << FPSCR_VXISI) |
135 79aceca5 bellard
        (fpscr_vxidi  << FPSCR_VXIDI) |
136 79aceca5 bellard
        (fpscr_vxzdz  << FPSCR_VXZDZ) |
137 79aceca5 bellard
        (fpscr_vximz  << FPSCR_VXIMZ) |
138 79aceca5 bellard
        (fpscr_fr     << FPSCR_FR) |
139 79aceca5 bellard
        (fpscr_fi     << FPSCR_FI) |
140 79aceca5 bellard
        (fpscr_fprf   << FPSCR_FPRF) |
141 79aceca5 bellard
        (fpscr_vxsoft << FPSCR_VXSOFT) |
142 79aceca5 bellard
        (fpscr_vxsqrt << FPSCR_VXSQRT) |
143 79aceca5 bellard
        (fpscr_oe     << FPSCR_OE) |
144 79aceca5 bellard
        (fpscr_ue     << FPSCR_UE) |
145 79aceca5 bellard
        (fpscr_ze     << FPSCR_ZE) |
146 79aceca5 bellard
        (fpscr_xe     << FPSCR_XE) |
147 79aceca5 bellard
        (fpscr_ni     << FPSCR_NI) |
148 79aceca5 bellard
        (fpscr_rn     << FPSCR_RN);
149 79aceca5 bellard
}
150 79aceca5 bellard
151 79aceca5 bellard
/* We keep only 32 bits of input... */
152 79aceca5 bellard
/* For now, this is COMPLETELY BUGGY ! */
153 79aceca5 bellard
void do_store_fpscr (uint8_t mask, uint32_t fp)
154 79aceca5 bellard
{
155 79aceca5 bellard
    int i;
156 79aceca5 bellard
157 79aceca5 bellard
    for (i = 0; i < 7; i++) {
158 79aceca5 bellard
        if ((mask & (1 << i)) == 0)
159 79aceca5 bellard
            fp &= ~(0xf << (4 * i));
160 79aceca5 bellard
    }
161 79aceca5 bellard
    if ((mask & 80) != 0)
162 79aceca5 bellard
        fpscr_fx = (fp >> FPSCR_FX) & 0x01;
163 79aceca5 bellard
    fpscr_fex = (fp >> FPSCR_FEX) & 0x01;
164 79aceca5 bellard
    fpscr_vx = (fp >> FPSCR_VX) & 0x01;
165 79aceca5 bellard
    fpscr_ox = (fp >> FPSCR_OX) & 0x01;
166 79aceca5 bellard
    fpscr_ux = (fp >> FPSCR_UX) & 0x01;
167 79aceca5 bellard
    fpscr_zx = (fp >> FPSCR_ZX) & 0x01;
168 79aceca5 bellard
    fpscr_xx = (fp >> FPSCR_XX) & 0x01;
169 79aceca5 bellard
    fpscr_vsxnan = (fp >> FPSCR_VXSNAN) & 0x01;
170 79aceca5 bellard
    fpscr_vxisi = (fp >> FPSCR_VXISI) & 0x01;
171 79aceca5 bellard
    fpscr_vxidi = (fp >> FPSCR_VXIDI) & 0x01;
172 79aceca5 bellard
    fpscr_vxzdz = (fp >> FPSCR_VXZDZ) & 0x01;
173 79aceca5 bellard
    fpscr_vximz = (fp >> FPSCR_VXIMZ) & 0x01;
174 79aceca5 bellard
    fpscr_fr = (fp >> FPSCR_FR) & 0x01;
175 79aceca5 bellard
    fpscr_fi = (fp >> FPSCR_FI) & 0x01;
176 79aceca5 bellard
    fpscr_fprf = (fp >> FPSCR_FPRF) & 0x1F;
177 79aceca5 bellard
    fpscr_vxsoft = (fp >> FPSCR_VXSOFT) & 0x01;
178 79aceca5 bellard
    fpscr_vxsqrt = (fp >> FPSCR_VXSQRT) & 0x01;
179 79aceca5 bellard
    fpscr_oe = (fp >> FPSCR_OE) & 0x01;
180 79aceca5 bellard
    fpscr_ue = (fp >> FPSCR_UE) & 0x01;
181 79aceca5 bellard
    fpscr_ze = (fp >> FPSCR_ZE) & 0x01;
182 79aceca5 bellard
    fpscr_xe = (fp >> FPSCR_XE) & 0x01;
183 79aceca5 bellard
    fpscr_ni = (fp >> FPSCR_NI) & 0x01;
184 79aceca5 bellard
    fpscr_rn = (fp >> FPSCR_RN) & 0x03;
185 79aceca5 bellard
}
186 79aceca5 bellard
187 79aceca5 bellard
int32_t do_sraw(int32_t value, uint32_t shift)
188 79aceca5 bellard
{
189 79aceca5 bellard
    int32_t ret;
190 79aceca5 bellard
191 79aceca5 bellard
    xer_ca = 0;
192 79aceca5 bellard
    if (shift & 0x20) {
193 79aceca5 bellard
        ret = (-1) * ((uint32_t)value >> 31);
194 79aceca5 bellard
        if (ret < 0)
195 79aceca5 bellard
            xer_ca = 1;
196 79aceca5 bellard
    } else {
197 79aceca5 bellard
        ret = value >> (shift & 0x1f);
198 79aceca5 bellard
        if (ret < 0 && (value & ((1 << shift) - 1)) != 0)
199 79aceca5 bellard
            xer_ca = 1;
200 79aceca5 bellard
    }
201 79aceca5 bellard
202 79aceca5 bellard
    return ret;
203 79aceca5 bellard
}
204 79aceca5 bellard
205 79aceca5 bellard
void do_lmw (int reg, uint32_t src)
206 79aceca5 bellard
{
207 79aceca5 bellard
    for (; reg <= 31; reg++, src += 4)
208 79aceca5 bellard
        ugpr(reg) = ld32(src);
209 79aceca5 bellard
}
210 79aceca5 bellard
211 79aceca5 bellard
void do_stmw (int reg, uint32_t dest)
212 79aceca5 bellard
{
213 79aceca5 bellard
    for (; reg <= 31; reg++, dest += 4)
214 79aceca5 bellard
        st32(dest, ugpr(reg));
215 79aceca5 bellard
}
216 79aceca5 bellard
217 79aceca5 bellard
void do_lsw (uint32_t reg, int count, uint32_t src)
218 79aceca5 bellard
{
219 79aceca5 bellard
    uint32_t tmp;
220 79aceca5 bellard
    int sh;
221 79aceca5 bellard
    
222 79aceca5 bellard
    for (; count > 3; count -= 4, src += 4) {
223 79aceca5 bellard
        if (reg == 32)
224 79aceca5 bellard
            reg = 0;
225 79aceca5 bellard
        ugpr(reg++) = ld32(src);
226 79aceca5 bellard
    }
227 79aceca5 bellard
    if (count > 0) {
228 79aceca5 bellard
        for (sh = 24, tmp = 0; count > 0; count--, src++, sh -= 8) {
229 79aceca5 bellard
            if (reg == 32)
230 79aceca5 bellard
                reg = 0;
231 79aceca5 bellard
            tmp |= ld8(src) << sh;
232 79aceca5 bellard
            if (sh == 0) {
233 79aceca5 bellard
                sh = 32;
234 79aceca5 bellard
                ugpr(reg++) = tmp;
235 79aceca5 bellard
                tmp = 0;
236 79aceca5 bellard
            }
237 79aceca5 bellard
        }
238 79aceca5 bellard
        ugpr(reg) = tmp;
239 79aceca5 bellard
    }
240 79aceca5 bellard
}
241 79aceca5 bellard
242 79aceca5 bellard
void do_stsw (uint32_t reg, int count, uint32_t dest)
243 79aceca5 bellard
{
244 79aceca5 bellard
    int sh;
245 79aceca5 bellard
246 79aceca5 bellard
    for (; count > 3; count -= 4, dest += 4) {
247 79aceca5 bellard
        if (reg == 32)
248 79aceca5 bellard
            reg = 0;
249 79aceca5 bellard
        st32(dest, ugpr(reg++));
250 79aceca5 bellard
    }
251 79aceca5 bellard
    if (count > 0) {
252 79aceca5 bellard
        for (sh = 24; count > 0; count--, dest++, sh -= 8) {
253 79aceca5 bellard
            if (reg == 32)
254 79aceca5 bellard
                reg = 0;
255 79aceca5 bellard
            st8(dest, (ugpr(reg) >> sh) & 0xFF);
256 79aceca5 bellard
            if (sh == 0) {
257 79aceca5 bellard
                sh = 32;
258 79aceca5 bellard
                reg++;
259 79aceca5 bellard
            }
260 79aceca5 bellard
        }
261 79aceca5 bellard
    }
262 79aceca5 bellard
}