root / cpu-exec.c @ 07ce05ea
History | View | Annotate | Download (23.9 kB)
1 | 7d13299d | bellard | /*
|
---|---|---|---|
2 | 7d13299d | bellard | * i386 emulator main execution loop
|
3 | 7d13299d | bellard | *
|
4 | 7d13299d | bellard | * Copyright (c) 2003 Fabrice Bellard
|
5 | 7d13299d | bellard | *
|
6 | 3ef693a0 | bellard | * This library is free software; you can redistribute it and/or
|
7 | 3ef693a0 | bellard | * modify it under the terms of the GNU Lesser General Public
|
8 | 3ef693a0 | bellard | * License as published by the Free Software Foundation; either
|
9 | 3ef693a0 | bellard | * version 2 of the License, or (at your option) any later version.
|
10 | 7d13299d | bellard | *
|
11 | 3ef693a0 | bellard | * This library is distributed in the hope that it will be useful,
|
12 | 3ef693a0 | bellard | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 | 3ef693a0 | bellard | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 | 3ef693a0 | bellard | * Lesser General Public License for more details.
|
15 | 7d13299d | bellard | *
|
16 | 3ef693a0 | bellard | * You should have received a copy of the GNU Lesser General Public
|
17 | 3ef693a0 | bellard | * License along with this library; if not, write to the Free Software
|
18 | 3ef693a0 | bellard | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
19 | 7d13299d | bellard | */
|
20 | e4533c7a | bellard | #include "config.h" |
21 | 93ac68bc | bellard | #include "exec.h" |
22 | 956034d7 | bellard | #include "disas.h" |
23 | 7d13299d | bellard | |
24 | 36bdbe54 | bellard | int tb_invalidated_flag;
|
25 | 36bdbe54 | bellard | |
26 | dc99065b | bellard | //#define DEBUG_EXEC
|
27 | 9de5e440 | bellard | //#define DEBUG_SIGNAL
|
28 | 7d13299d | bellard | |
29 | 93ac68bc | bellard | #if defined(TARGET_ARM) || defined(TARGET_SPARC)
|
30 | e4533c7a | bellard | /* XXX: unify with i386 target */
|
31 | e4533c7a | bellard | void cpu_loop_exit(void) |
32 | e4533c7a | bellard | { |
33 | e4533c7a | bellard | longjmp(env->jmp_env, 1);
|
34 | e4533c7a | bellard | } |
35 | e4533c7a | bellard | #endif
|
36 | e4533c7a | bellard | |
37 | 7d13299d | bellard | /* main execution loop */
|
38 | 7d13299d | bellard | |
39 | e4533c7a | bellard | int cpu_exec(CPUState *env1)
|
40 | 7d13299d | bellard | { |
41 | e4533c7a | bellard | int saved_T0, saved_T1, saved_T2;
|
42 | e4533c7a | bellard | CPUState *saved_env; |
43 | 04369ff2 | bellard | #ifdef reg_EAX
|
44 | 04369ff2 | bellard | int saved_EAX;
|
45 | 04369ff2 | bellard | #endif
|
46 | 04369ff2 | bellard | #ifdef reg_ECX
|
47 | 04369ff2 | bellard | int saved_ECX;
|
48 | 04369ff2 | bellard | #endif
|
49 | 04369ff2 | bellard | #ifdef reg_EDX
|
50 | 04369ff2 | bellard | int saved_EDX;
|
51 | 04369ff2 | bellard | #endif
|
52 | 04369ff2 | bellard | #ifdef reg_EBX
|
53 | 04369ff2 | bellard | int saved_EBX;
|
54 | 04369ff2 | bellard | #endif
|
55 | 04369ff2 | bellard | #ifdef reg_ESP
|
56 | 04369ff2 | bellard | int saved_ESP;
|
57 | 04369ff2 | bellard | #endif
|
58 | 04369ff2 | bellard | #ifdef reg_EBP
|
59 | 04369ff2 | bellard | int saved_EBP;
|
60 | 04369ff2 | bellard | #endif
|
61 | 04369ff2 | bellard | #ifdef reg_ESI
|
62 | 04369ff2 | bellard | int saved_ESI;
|
63 | 04369ff2 | bellard | #endif
|
64 | 04369ff2 | bellard | #ifdef reg_EDI
|
65 | 04369ff2 | bellard | int saved_EDI;
|
66 | 04369ff2 | bellard | #endif
|
67 | 8c6939c0 | bellard | #ifdef __sparc__
|
68 | 8c6939c0 | bellard | int saved_i7, tmp_T0;
|
69 | 8c6939c0 | bellard | #endif
|
70 | 68a79315 | bellard | int code_gen_size, ret, interrupt_request;
|
71 | 7d13299d | bellard | void (*gen_func)(void); |
72 | 9de5e440 | bellard | TranslationBlock *tb, **ptb; |
73 | dab2ed99 | bellard | uint8_t *tc_ptr, *cs_base, *pc; |
74 | 6dbad63e | bellard | unsigned int flags; |
75 | 8c6939c0 | bellard | |
76 | 7d13299d | bellard | /* first we save global registers */
|
77 | 7d13299d | bellard | saved_T0 = T0; |
78 | 7d13299d | bellard | saved_T1 = T1; |
79 | e4533c7a | bellard | saved_T2 = T2; |
80 | 7d13299d | bellard | saved_env = env; |
81 | 7d13299d | bellard | env = env1; |
82 | e4533c7a | bellard | #ifdef __sparc__
|
83 | e4533c7a | bellard | /* we also save i7 because longjmp may not restore it */
|
84 | e4533c7a | bellard | asm volatile ("mov %%i7, %0" : "=r" (saved_i7)); |
85 | e4533c7a | bellard | #endif
|
86 | e4533c7a | bellard | |
87 | e4533c7a | bellard | #if defined(TARGET_I386)
|
88 | 04369ff2 | bellard | #ifdef reg_EAX
|
89 | 04369ff2 | bellard | saved_EAX = EAX; |
90 | 04369ff2 | bellard | EAX = env->regs[R_EAX]; |
91 | 04369ff2 | bellard | #endif
|
92 | 04369ff2 | bellard | #ifdef reg_ECX
|
93 | 04369ff2 | bellard | saved_ECX = ECX; |
94 | 04369ff2 | bellard | ECX = env->regs[R_ECX]; |
95 | 04369ff2 | bellard | #endif
|
96 | 04369ff2 | bellard | #ifdef reg_EDX
|
97 | 04369ff2 | bellard | saved_EDX = EDX; |
98 | 04369ff2 | bellard | EDX = env->regs[R_EDX]; |
99 | 04369ff2 | bellard | #endif
|
100 | 04369ff2 | bellard | #ifdef reg_EBX
|
101 | 04369ff2 | bellard | saved_EBX = EBX; |
102 | 04369ff2 | bellard | EBX = env->regs[R_EBX]; |
103 | 04369ff2 | bellard | #endif
|
104 | 04369ff2 | bellard | #ifdef reg_ESP
|
105 | 04369ff2 | bellard | saved_ESP = ESP; |
106 | 04369ff2 | bellard | ESP = env->regs[R_ESP]; |
107 | 04369ff2 | bellard | #endif
|
108 | 04369ff2 | bellard | #ifdef reg_EBP
|
109 | 04369ff2 | bellard | saved_EBP = EBP; |
110 | 04369ff2 | bellard | EBP = env->regs[R_EBP]; |
111 | 04369ff2 | bellard | #endif
|
112 | 04369ff2 | bellard | #ifdef reg_ESI
|
113 | 04369ff2 | bellard | saved_ESI = ESI; |
114 | 04369ff2 | bellard | ESI = env->regs[R_ESI]; |
115 | 04369ff2 | bellard | #endif
|
116 | 04369ff2 | bellard | #ifdef reg_EDI
|
117 | 04369ff2 | bellard | saved_EDI = EDI; |
118 | 04369ff2 | bellard | EDI = env->regs[R_EDI]; |
119 | 04369ff2 | bellard | #endif
|
120 | 7d13299d | bellard | |
121 | 9de5e440 | bellard | /* put eflags in CPU temporary format */
|
122 | fc2b4c48 | bellard | CC_SRC = env->eflags & (CC_O | CC_S | CC_Z | CC_A | CC_P | CC_C); |
123 | fc2b4c48 | bellard | DF = 1 - (2 * ((env->eflags >> 10) & 1)); |
124 | 9de5e440 | bellard | CC_OP = CC_OP_EFLAGS; |
125 | fc2b4c48 | bellard | env->eflags &= ~(DF_MASK | CC_O | CC_S | CC_Z | CC_A | CC_P | CC_C); |
126 | e4533c7a | bellard | #elif defined(TARGET_ARM)
|
127 | e4533c7a | bellard | { |
128 | e4533c7a | bellard | unsigned int psr; |
129 | e4533c7a | bellard | psr = env->cpsr; |
130 | e4533c7a | bellard | env->CF = (psr >> 29) & 1; |
131 | e4533c7a | bellard | env->NZF = (psr & 0xc0000000) ^ 0x40000000; |
132 | e4533c7a | bellard | env->VF = (psr << 3) & 0x80000000; |
133 | e4533c7a | bellard | env->cpsr = psr & ~0xf0000000;
|
134 | e4533c7a | bellard | } |
135 | 93ac68bc | bellard | #elif defined(TARGET_SPARC)
|
136 | 67867308 | bellard | #elif defined(TARGET_PPC)
|
137 | e4533c7a | bellard | #else
|
138 | e4533c7a | bellard | #error unsupported target CPU
|
139 | e4533c7a | bellard | #endif
|
140 | 3fb2ded1 | bellard | env->exception_index = -1;
|
141 | 9d27abd9 | bellard | |
142 | 7d13299d | bellard | /* prepare setjmp context for exception handling */
|
143 | 3fb2ded1 | bellard | for(;;) {
|
144 | 3fb2ded1 | bellard | if (setjmp(env->jmp_env) == 0) { |
145 | ee8b7021 | bellard | env->current_tb = NULL;
|
146 | 3fb2ded1 | bellard | /* if an exception is pending, we execute it here */
|
147 | 3fb2ded1 | bellard | if (env->exception_index >= 0) { |
148 | 3fb2ded1 | bellard | if (env->exception_index >= EXCP_INTERRUPT) {
|
149 | 3fb2ded1 | bellard | /* exit request from the cpu execution loop */
|
150 | 3fb2ded1 | bellard | ret = env->exception_index; |
151 | 3fb2ded1 | bellard | break;
|
152 | 3fb2ded1 | bellard | } else if (env->user_mode_only) { |
153 | 3fb2ded1 | bellard | /* if user mode only, we simulate a fake exception
|
154 | 3fb2ded1 | bellard | which will be hanlded outside the cpu execution
|
155 | 3fb2ded1 | bellard | loop */
|
156 | 83479e77 | bellard | #if defined(TARGET_I386)
|
157 | 3fb2ded1 | bellard | do_interrupt_user(env->exception_index, |
158 | 3fb2ded1 | bellard | env->exception_is_int, |
159 | 3fb2ded1 | bellard | env->error_code, |
160 | 3fb2ded1 | bellard | env->exception_next_eip); |
161 | 83479e77 | bellard | #endif
|
162 | 3fb2ded1 | bellard | ret = env->exception_index; |
163 | 3fb2ded1 | bellard | break;
|
164 | 3fb2ded1 | bellard | } else {
|
165 | 83479e77 | bellard | #if defined(TARGET_I386)
|
166 | 3fb2ded1 | bellard | /* simulate a real cpu exception. On i386, it can
|
167 | 3fb2ded1 | bellard | trigger new exceptions, but we do not handle
|
168 | 3fb2ded1 | bellard | double or triple faults yet. */
|
169 | 3fb2ded1 | bellard | do_interrupt(env->exception_index, |
170 | 3fb2ded1 | bellard | env->exception_is_int, |
171 | 3fb2ded1 | bellard | env->error_code, |
172 | d05e66d2 | bellard | env->exception_next_eip, 0);
|
173 | ce09776b | bellard | #elif defined(TARGET_PPC)
|
174 | ce09776b | bellard | do_interrupt(env); |
175 | 83479e77 | bellard | #endif
|
176 | 3fb2ded1 | bellard | } |
177 | 3fb2ded1 | bellard | env->exception_index = -1;
|
178 | 3fb2ded1 | bellard | } |
179 | 3fb2ded1 | bellard | T0 = 0; /* force lookup of first TB */ |
180 | 3fb2ded1 | bellard | for(;;) {
|
181 | 8c6939c0 | bellard | #ifdef __sparc__
|
182 | 3fb2ded1 | bellard | /* g1 can be modified by some libc? functions */
|
183 | 3fb2ded1 | bellard | tmp_T0 = T0; |
184 | 8c6939c0 | bellard | #endif
|
185 | 68a79315 | bellard | interrupt_request = env->interrupt_request; |
186 | 2e255c6b | bellard | if (__builtin_expect(interrupt_request, 0)) { |
187 | 68a79315 | bellard | #if defined(TARGET_I386)
|
188 | 68a79315 | bellard | /* if hardware interrupt pending, we execute it */
|
189 | 68a79315 | bellard | if ((interrupt_request & CPU_INTERRUPT_HARD) &&
|
190 | 3f337316 | bellard | (env->eflags & IF_MASK) && |
191 | 3f337316 | bellard | !(env->hflags & HF_INHIBIT_IRQ_MASK)) { |
192 | 68a79315 | bellard | int intno;
|
193 | 68a79315 | bellard | intno = cpu_x86_get_pic_interrupt(env); |
194 | 68a79315 | bellard | if (loglevel) {
|
195 | 68a79315 | bellard | fprintf(logfile, "Servicing hardware INT=0x%02x\n", intno);
|
196 | 68a79315 | bellard | } |
197 | d05e66d2 | bellard | do_interrupt(intno, 0, 0, 0, 1); |
198 | 68a79315 | bellard | env->interrupt_request &= ~CPU_INTERRUPT_HARD; |
199 | 907a5b26 | bellard | /* ensure that no TB jump will be modified as
|
200 | 907a5b26 | bellard | the program flow was changed */
|
201 | 907a5b26 | bellard | #ifdef __sparc__
|
202 | 907a5b26 | bellard | tmp_T0 = 0;
|
203 | 907a5b26 | bellard | #else
|
204 | 907a5b26 | bellard | T0 = 0;
|
205 | 907a5b26 | bellard | #endif
|
206 | 68a79315 | bellard | } |
207 | ce09776b | bellard | #elif defined(TARGET_PPC)
|
208 | ce09776b | bellard | if ((interrupt_request & CPU_INTERRUPT_HARD)) {
|
209 | ce09776b | bellard | do_queue_exception(EXCP_EXTERNAL); |
210 | ce09776b | bellard | if (check_exception_state(env))
|
211 | ce09776b | bellard | do_interrupt(env); |
212 | ce09776b | bellard | env->interrupt_request &= ~CPU_INTERRUPT_HARD; |
213 | ce09776b | bellard | } |
214 | 68a79315 | bellard | #endif
|
215 | 68a79315 | bellard | if (interrupt_request & CPU_INTERRUPT_EXIT) {
|
216 | 68a79315 | bellard | env->interrupt_request &= ~CPU_INTERRUPT_EXIT; |
217 | 68a79315 | bellard | env->exception_index = EXCP_INTERRUPT; |
218 | 68a79315 | bellard | cpu_loop_exit(); |
219 | 68a79315 | bellard | } |
220 | 3fb2ded1 | bellard | } |
221 | 7d13299d | bellard | #ifdef DEBUG_EXEC
|
222 | 3fb2ded1 | bellard | if (loglevel) {
|
223 | e4533c7a | bellard | #if defined(TARGET_I386)
|
224 | 3fb2ded1 | bellard | /* restore flags in standard format */
|
225 | 3fb2ded1 | bellard | env->regs[R_EAX] = EAX; |
226 | 3fb2ded1 | bellard | env->regs[R_EBX] = EBX; |
227 | 3fb2ded1 | bellard | env->regs[R_ECX] = ECX; |
228 | 3fb2ded1 | bellard | env->regs[R_EDX] = EDX; |
229 | 3fb2ded1 | bellard | env->regs[R_ESI] = ESI; |
230 | 3fb2ded1 | bellard | env->regs[R_EDI] = EDI; |
231 | 3fb2ded1 | bellard | env->regs[R_EBP] = EBP; |
232 | 3fb2ded1 | bellard | env->regs[R_ESP] = ESP; |
233 | 3fb2ded1 | bellard | env->eflags = env->eflags | cc_table[CC_OP].compute_all() | (DF & DF_MASK); |
234 | 68a79315 | bellard | cpu_x86_dump_state(env, logfile, X86_DUMP_CCOP); |
235 | 3fb2ded1 | bellard | env->eflags &= ~(DF_MASK | CC_O | CC_S | CC_Z | CC_A | CC_P | CC_C); |
236 | e4533c7a | bellard | #elif defined(TARGET_ARM)
|
237 | 1b21b62a | bellard | env->cpsr = compute_cpsr(); |
238 | 3fb2ded1 | bellard | cpu_arm_dump_state(env, logfile, 0);
|
239 | 1b21b62a | bellard | env->cpsr &= ~0xf0000000;
|
240 | 93ac68bc | bellard | #elif defined(TARGET_SPARC)
|
241 | 93a40ea9 | bellard | cpu_sparc_dump_state (env, logfile, 0);
|
242 | 67867308 | bellard | #elif defined(TARGET_PPC)
|
243 | 67867308 | bellard | cpu_ppc_dump_state(env, logfile, 0);
|
244 | e4533c7a | bellard | #else
|
245 | e4533c7a | bellard | #error unsupported target CPU
|
246 | e4533c7a | bellard | #endif
|
247 | 3fb2ded1 | bellard | } |
248 | 7d13299d | bellard | #endif
|
249 | 3f337316 | bellard | /* we record a subset of the CPU state. It will
|
250 | 3f337316 | bellard | always be the same before a given translated block
|
251 | 3f337316 | bellard | is executed. */
|
252 | e4533c7a | bellard | #if defined(TARGET_I386)
|
253 | 2e255c6b | bellard | flags = env->hflags; |
254 | 3f337316 | bellard | flags |= (env->eflags & (IOPL_MASK | TF_MASK | VM_MASK)); |
255 | 3fb2ded1 | bellard | cs_base = env->segs[R_CS].base; |
256 | 3fb2ded1 | bellard | pc = cs_base + env->eip; |
257 | e4533c7a | bellard | #elif defined(TARGET_ARM)
|
258 | 3fb2ded1 | bellard | flags = 0;
|
259 | 3fb2ded1 | bellard | cs_base = 0;
|
260 | 3fb2ded1 | bellard | pc = (uint8_t *)env->regs[15];
|
261 | 93ac68bc | bellard | #elif defined(TARGET_SPARC)
|
262 | 67867308 | bellard | flags = 0;
|
263 | ce09776b | bellard | cs_base = (uint8_t *)env->npc; |
264 | 67867308 | bellard | pc = (uint8_t *) env->pc; |
265 | 67867308 | bellard | #elif defined(TARGET_PPC)
|
266 | 67867308 | bellard | flags = 0;
|
267 | 67867308 | bellard | cs_base = 0;
|
268 | 67867308 | bellard | pc = (uint8_t *)env->nip; |
269 | e4533c7a | bellard | #else
|
270 | e4533c7a | bellard | #error unsupported CPU
|
271 | e4533c7a | bellard | #endif
|
272 | 3fb2ded1 | bellard | tb = tb_find(&ptb, (unsigned long)pc, (unsigned long)cs_base, |
273 | 3fb2ded1 | bellard | flags); |
274 | d4e8164f | bellard | if (!tb) {
|
275 | 1376847f | bellard | TranslationBlock **ptb1; |
276 | 1376847f | bellard | unsigned int h; |
277 | 1376847f | bellard | target_ulong phys_pc, phys_page1, phys_page2, virt_page2; |
278 | 1376847f | bellard | |
279 | 1376847f | bellard | |
280 | 3fb2ded1 | bellard | spin_lock(&tb_lock); |
281 | 1376847f | bellard | |
282 | 1376847f | bellard | tb_invalidated_flag = 0;
|
283 | 1376847f | bellard | |
284 | 1376847f | bellard | /* find translated block using physical mappings */
|
285 | 1376847f | bellard | phys_pc = get_phys_addr_code(env, (unsigned long)pc); |
286 | 1376847f | bellard | phys_page1 = phys_pc & TARGET_PAGE_MASK; |
287 | 1376847f | bellard | phys_page2 = -1;
|
288 | 1376847f | bellard | h = tb_phys_hash_func(phys_pc); |
289 | 1376847f | bellard | ptb1 = &tb_phys_hash[h]; |
290 | 1376847f | bellard | for(;;) {
|
291 | 1376847f | bellard | tb = *ptb1; |
292 | 1376847f | bellard | if (!tb)
|
293 | 1376847f | bellard | goto not_found;
|
294 | 1376847f | bellard | if (tb->pc == (unsigned long)pc && |
295 | 1376847f | bellard | tb->page_addr[0] == phys_page1 &&
|
296 | 1376847f | bellard | tb->cs_base == (unsigned long)cs_base && |
297 | 1376847f | bellard | tb->flags == flags) { |
298 | 1376847f | bellard | /* check next page if needed */
|
299 | b516f85c | bellard | if (tb->page_addr[1] != -1) { |
300 | b516f85c | bellard | virt_page2 = ((unsigned long)pc & TARGET_PAGE_MASK) + |
301 | b516f85c | bellard | TARGET_PAGE_SIZE; |
302 | 1376847f | bellard | phys_page2 = get_phys_addr_code(env, virt_page2); |
303 | 1376847f | bellard | if (tb->page_addr[1] == phys_page2) |
304 | 1376847f | bellard | goto found;
|
305 | 1376847f | bellard | } else {
|
306 | 1376847f | bellard | goto found;
|
307 | 1376847f | bellard | } |
308 | 1376847f | bellard | } |
309 | 1376847f | bellard | ptb1 = &tb->phys_hash_next; |
310 | 1376847f | bellard | } |
311 | 1376847f | bellard | not_found:
|
312 | 3fb2ded1 | bellard | /* if no translated code available, then translate it now */
|
313 | d4e8164f | bellard | tb = tb_alloc((unsigned long)pc); |
314 | 3fb2ded1 | bellard | if (!tb) {
|
315 | 3fb2ded1 | bellard | /* flush must be done */
|
316 | b453b70b | bellard | tb_flush(env); |
317 | 3fb2ded1 | bellard | /* cannot fail at this point */
|
318 | 3fb2ded1 | bellard | tb = tb_alloc((unsigned long)pc); |
319 | 3fb2ded1 | bellard | /* don't forget to invalidate previous TB info */
|
320 | 3fb2ded1 | bellard | ptb = &tb_hash[tb_hash_func((unsigned long)pc)]; |
321 | 3fb2ded1 | bellard | T0 = 0;
|
322 | 3fb2ded1 | bellard | } |
323 | 3fb2ded1 | bellard | tc_ptr = code_gen_ptr; |
324 | 3fb2ded1 | bellard | tb->tc_ptr = tc_ptr; |
325 | 3fb2ded1 | bellard | tb->cs_base = (unsigned long)cs_base; |
326 | 3fb2ded1 | bellard | tb->flags = flags; |
327 | facc68be | bellard | cpu_gen_code(env, tb, CODE_GEN_MAX_SIZE, &code_gen_size); |
328 | 1376847f | bellard | code_gen_ptr = (void *)(((unsigned long)code_gen_ptr + code_gen_size + CODE_GEN_ALIGN - 1) & ~(CODE_GEN_ALIGN - 1)); |
329 | 1376847f | bellard | |
330 | 1376847f | bellard | /* check next page if needed */
|
331 | 1376847f | bellard | virt_page2 = ((unsigned long)pc + tb->size - 1) & TARGET_PAGE_MASK; |
332 | 1376847f | bellard | phys_page2 = -1;
|
333 | 1376847f | bellard | if (((unsigned long)pc & TARGET_PAGE_MASK) != virt_page2) { |
334 | 1376847f | bellard | phys_page2 = get_phys_addr_code(env, virt_page2); |
335 | 1376847f | bellard | } |
336 | 1376847f | bellard | tb_link_phys(tb, phys_pc, phys_page2); |
337 | 1376847f | bellard | |
338 | 1376847f | bellard | found:
|
339 | 36bdbe54 | bellard | if (tb_invalidated_flag) {
|
340 | 36bdbe54 | bellard | /* as some TB could have been invalidated because
|
341 | 36bdbe54 | bellard | of memory exceptions while generating the code, we
|
342 | 36bdbe54 | bellard | must recompute the hash index here */
|
343 | 36bdbe54 | bellard | ptb = &tb_hash[tb_hash_func((unsigned long)pc)]; |
344 | 36bdbe54 | bellard | while (*ptb != NULL) |
345 | 36bdbe54 | bellard | ptb = &(*ptb)->hash_next; |
346 | 36bdbe54 | bellard | T0 = 0;
|
347 | 36bdbe54 | bellard | } |
348 | 1376847f | bellard | /* we add the TB in the virtual pc hash table */
|
349 | 3fb2ded1 | bellard | *ptb = tb; |
350 | 3fb2ded1 | bellard | tb->hash_next = NULL;
|
351 | 3fb2ded1 | bellard | tb_link(tb); |
352 | 25eb4484 | bellard | spin_unlock(&tb_lock); |
353 | 9de5e440 | bellard | } |
354 | 9d27abd9 | bellard | #ifdef DEBUG_EXEC
|
355 | 3fb2ded1 | bellard | if (loglevel) {
|
356 | 3fb2ded1 | bellard | fprintf(logfile, "Trace 0x%08lx [0x%08lx] %s\n",
|
357 | 3fb2ded1 | bellard | (long)tb->tc_ptr, (long)tb->pc, |
358 | 3fb2ded1 | bellard | lookup_symbol((void *)tb->pc));
|
359 | 3fb2ded1 | bellard | } |
360 | 9d27abd9 | bellard | #endif
|
361 | 8c6939c0 | bellard | #ifdef __sparc__
|
362 | 3fb2ded1 | bellard | T0 = tmp_T0; |
363 | 8c6939c0 | bellard | #endif
|
364 | facc68be | bellard | /* see if we can patch the calling TB. */
|
365 | facc68be | bellard | if (T0 != 0) { |
366 | 3fb2ded1 | bellard | spin_lock(&tb_lock); |
367 | 3fb2ded1 | bellard | tb_add_jump((TranslationBlock *)(T0 & ~3), T0 & 3, tb); |
368 | 3fb2ded1 | bellard | spin_unlock(&tb_lock); |
369 | 3fb2ded1 | bellard | } |
370 | 3fb2ded1 | bellard | tc_ptr = tb->tc_ptr; |
371 | 83479e77 | bellard | env->current_tb = tb; |
372 | 3fb2ded1 | bellard | /* execute the generated code */
|
373 | 3fb2ded1 | bellard | gen_func = (void *)tc_ptr;
|
374 | 8c6939c0 | bellard | #if defined(__sparc__)
|
375 | 3fb2ded1 | bellard | __asm__ __volatile__("call %0\n\t"
|
376 | 3fb2ded1 | bellard | "mov %%o7,%%i0"
|
377 | 3fb2ded1 | bellard | : /* no outputs */
|
378 | 3fb2ded1 | bellard | : "r" (gen_func)
|
379 | 3fb2ded1 | bellard | : "i0", "i1", "i2", "i3", "i4", "i5"); |
380 | 8c6939c0 | bellard | #elif defined(__arm__)
|
381 | 3fb2ded1 | bellard | asm volatile ("mov pc, %0\n\t" |
382 | 3fb2ded1 | bellard | ".global exec_loop\n\t"
|
383 | 3fb2ded1 | bellard | "exec_loop:\n\t"
|
384 | 3fb2ded1 | bellard | : /* no outputs */
|
385 | 3fb2ded1 | bellard | : "r" (gen_func)
|
386 | 3fb2ded1 | bellard | : "r1", "r2", "r3", "r8", "r9", "r10", "r12", "r14"); |
387 | ae228531 | bellard | #else
|
388 | 3fb2ded1 | bellard | gen_func(); |
389 | ae228531 | bellard | #endif
|
390 | 83479e77 | bellard | env->current_tb = NULL;
|
391 | 4cbf74b6 | bellard | /* reset soft MMU for next block (it can currently
|
392 | 4cbf74b6 | bellard | only be set by a memory fault) */
|
393 | 4cbf74b6 | bellard | #if defined(TARGET_I386) && !defined(CONFIG_SOFTMMU)
|
394 | 3f337316 | bellard | if (env->hflags & HF_SOFTMMU_MASK) {
|
395 | 3f337316 | bellard | env->hflags &= ~HF_SOFTMMU_MASK; |
396 | 4cbf74b6 | bellard | /* do not allow linking to another block */
|
397 | 4cbf74b6 | bellard | T0 = 0;
|
398 | 4cbf74b6 | bellard | } |
399 | 4cbf74b6 | bellard | #endif
|
400 | 3fb2ded1 | bellard | } |
401 | 3fb2ded1 | bellard | } else {
|
402 | 7d13299d | bellard | } |
403 | 3fb2ded1 | bellard | } /* for(;;) */
|
404 | 3fb2ded1 | bellard | |
405 | 7d13299d | bellard | |
406 | e4533c7a | bellard | #if defined(TARGET_I386)
|
407 | 9de5e440 | bellard | /* restore flags in standard format */
|
408 | fc2b4c48 | bellard | env->eflags = env->eflags | cc_table[CC_OP].compute_all() | (DF & DF_MASK); |
409 | 9de5e440 | bellard | |
410 | 7d13299d | bellard | /* restore global registers */
|
411 | 04369ff2 | bellard | #ifdef reg_EAX
|
412 | 04369ff2 | bellard | EAX = saved_EAX; |
413 | 04369ff2 | bellard | #endif
|
414 | 04369ff2 | bellard | #ifdef reg_ECX
|
415 | 04369ff2 | bellard | ECX = saved_ECX; |
416 | 04369ff2 | bellard | #endif
|
417 | 04369ff2 | bellard | #ifdef reg_EDX
|
418 | 04369ff2 | bellard | EDX = saved_EDX; |
419 | 04369ff2 | bellard | #endif
|
420 | 04369ff2 | bellard | #ifdef reg_EBX
|
421 | 04369ff2 | bellard | EBX = saved_EBX; |
422 | 04369ff2 | bellard | #endif
|
423 | 04369ff2 | bellard | #ifdef reg_ESP
|
424 | 04369ff2 | bellard | ESP = saved_ESP; |
425 | 04369ff2 | bellard | #endif
|
426 | 04369ff2 | bellard | #ifdef reg_EBP
|
427 | 04369ff2 | bellard | EBP = saved_EBP; |
428 | 04369ff2 | bellard | #endif
|
429 | 04369ff2 | bellard | #ifdef reg_ESI
|
430 | 04369ff2 | bellard | ESI = saved_ESI; |
431 | 04369ff2 | bellard | #endif
|
432 | 04369ff2 | bellard | #ifdef reg_EDI
|
433 | 04369ff2 | bellard | EDI = saved_EDI; |
434 | 04369ff2 | bellard | #endif
|
435 | e4533c7a | bellard | #elif defined(TARGET_ARM)
|
436 | 1b21b62a | bellard | env->cpsr = compute_cpsr(); |
437 | 93ac68bc | bellard | #elif defined(TARGET_SPARC)
|
438 | 67867308 | bellard | #elif defined(TARGET_PPC)
|
439 | e4533c7a | bellard | #else
|
440 | e4533c7a | bellard | #error unsupported target CPU
|
441 | e4533c7a | bellard | #endif
|
442 | 8c6939c0 | bellard | #ifdef __sparc__
|
443 | 8c6939c0 | bellard | asm volatile ("mov %0, %%i7" : : "r" (saved_i7)); |
444 | 8c6939c0 | bellard | #endif
|
445 | 7d13299d | bellard | T0 = saved_T0; |
446 | 7d13299d | bellard | T1 = saved_T1; |
447 | e4533c7a | bellard | T2 = saved_T2; |
448 | 7d13299d | bellard | env = saved_env; |
449 | 7d13299d | bellard | return ret;
|
450 | 7d13299d | bellard | } |
451 | 6dbad63e | bellard | |
452 | 1a18c71b | bellard | #if defined(TARGET_I386) && defined(CONFIG_USER_ONLY)
|
453 | e4533c7a | bellard | |
454 | 6dbad63e | bellard | void cpu_x86_load_seg(CPUX86State *s, int seg_reg, int selector) |
455 | 6dbad63e | bellard | { |
456 | 6dbad63e | bellard | CPUX86State *saved_env; |
457 | 6dbad63e | bellard | |
458 | 6dbad63e | bellard | saved_env = env; |
459 | 6dbad63e | bellard | env = s; |
460 | a412ac57 | bellard | if (!(env->cr[0] & CR0_PE_MASK) || (env->eflags & VM_MASK)) { |
461 | a513fe19 | bellard | selector &= 0xffff;
|
462 | 2e255c6b | bellard | cpu_x86_load_seg_cache(env, seg_reg, selector, |
463 | 2e255c6b | bellard | (uint8_t *)(selector << 4), 0xffff, 0); |
464 | a513fe19 | bellard | } else {
|
465 | b453b70b | bellard | load_seg(seg_reg, selector); |
466 | a513fe19 | bellard | } |
467 | 6dbad63e | bellard | env = saved_env; |
468 | 6dbad63e | bellard | } |
469 | 9de5e440 | bellard | |
470 | d0a1ffc9 | bellard | void cpu_x86_fsave(CPUX86State *s, uint8_t *ptr, int data32) |
471 | d0a1ffc9 | bellard | { |
472 | d0a1ffc9 | bellard | CPUX86State *saved_env; |
473 | d0a1ffc9 | bellard | |
474 | d0a1ffc9 | bellard | saved_env = env; |
475 | d0a1ffc9 | bellard | env = s; |
476 | d0a1ffc9 | bellard | |
477 | d0a1ffc9 | bellard | helper_fsave(ptr, data32); |
478 | d0a1ffc9 | bellard | |
479 | d0a1ffc9 | bellard | env = saved_env; |
480 | d0a1ffc9 | bellard | } |
481 | d0a1ffc9 | bellard | |
482 | d0a1ffc9 | bellard | void cpu_x86_frstor(CPUX86State *s, uint8_t *ptr, int data32) |
483 | d0a1ffc9 | bellard | { |
484 | d0a1ffc9 | bellard | CPUX86State *saved_env; |
485 | d0a1ffc9 | bellard | |
486 | d0a1ffc9 | bellard | saved_env = env; |
487 | d0a1ffc9 | bellard | env = s; |
488 | d0a1ffc9 | bellard | |
489 | d0a1ffc9 | bellard | helper_frstor(ptr, data32); |
490 | d0a1ffc9 | bellard | |
491 | d0a1ffc9 | bellard | env = saved_env; |
492 | d0a1ffc9 | bellard | } |
493 | d0a1ffc9 | bellard | |
494 | e4533c7a | bellard | #endif /* TARGET_I386 */ |
495 | e4533c7a | bellard | |
496 | 9de5e440 | bellard | #undef EAX
|
497 | 9de5e440 | bellard | #undef ECX
|
498 | 9de5e440 | bellard | #undef EDX
|
499 | 9de5e440 | bellard | #undef EBX
|
500 | 9de5e440 | bellard | #undef ESP
|
501 | 9de5e440 | bellard | #undef EBP
|
502 | 9de5e440 | bellard | #undef ESI
|
503 | 9de5e440 | bellard | #undef EDI
|
504 | 9de5e440 | bellard | #undef EIP
|
505 | 9de5e440 | bellard | #include <signal.h> |
506 | 9de5e440 | bellard | #include <sys/ucontext.h> |
507 | 9de5e440 | bellard | |
508 | 3fb2ded1 | bellard | #if defined(TARGET_I386)
|
509 | 3fb2ded1 | bellard | |
510 | b56dad1c | bellard | /* 'pc' is the host PC at which the exception was raised. 'address' is
|
511 | fd6ce8f6 | bellard | the effective address of the memory exception. 'is_write' is 1 if a
|
512 | fd6ce8f6 | bellard | write caused the exception and otherwise 0'. 'old_set' is the
|
513 | fd6ce8f6 | bellard | signal set which should be restored */
|
514 | 2b413144 | bellard | static inline int handle_cpu_signal(unsigned long pc, unsigned long address, |
515 | 2b413144 | bellard | int is_write, sigset_t *old_set)
|
516 | 9de5e440 | bellard | { |
517 | a513fe19 | bellard | TranslationBlock *tb; |
518 | a513fe19 | bellard | int ret;
|
519 | 68a79315 | bellard | |
520 | 83479e77 | bellard | if (cpu_single_env)
|
521 | 83479e77 | bellard | env = cpu_single_env; /* XXX: find a correct solution for multithread */
|
522 | fd6ce8f6 | bellard | #if defined(DEBUG_SIGNAL)
|
523 | 3fb2ded1 | bellard | printf("qemu: SIGSEGV pc=0x%08lx address=%08lx w=%d oldset=0x%08lx\n",
|
524 | fd6ce8f6 | bellard | pc, address, is_write, *(unsigned long *)old_set); |
525 | 9de5e440 | bellard | #endif
|
526 | 25eb4484 | bellard | /* XXX: locking issue */
|
527 | fd6ce8f6 | bellard | if (is_write && page_unprotect(address)) {
|
528 | fd6ce8f6 | bellard | return 1; |
529 | fd6ce8f6 | bellard | } |
530 | 3fb2ded1 | bellard | /* see if it is an MMU fault */
|
531 | 93a40ea9 | bellard | ret = cpu_x86_handle_mmu_fault(env, address, is_write, |
532 | 93a40ea9 | bellard | ((env->hflags & HF_CPL_MASK) == 3), 0); |
533 | 3fb2ded1 | bellard | if (ret < 0) |
534 | 3fb2ded1 | bellard | return 0; /* not an MMU fault */ |
535 | 3fb2ded1 | bellard | if (ret == 0) |
536 | 3fb2ded1 | bellard | return 1; /* the MMU fault was handled without causing real CPU fault */ |
537 | 3fb2ded1 | bellard | /* now we have a real cpu fault */
|
538 | a513fe19 | bellard | tb = tb_find_pc(pc); |
539 | a513fe19 | bellard | if (tb) {
|
540 | 9de5e440 | bellard | /* the PC is inside the translated code. It means that we have
|
541 | 9de5e440 | bellard | a virtual CPU fault */
|
542 | 3fb2ded1 | bellard | cpu_restore_state(tb, env, pc); |
543 | 3fb2ded1 | bellard | } |
544 | 4cbf74b6 | bellard | if (ret == 1) { |
545 | 3fb2ded1 | bellard | #if 0
|
546 | 4cbf74b6 | bellard | printf("PF exception: EIP=0x%08x CR2=0x%08x error=0x%x\n",
|
547 | 4cbf74b6 | bellard | env->eip, env->cr[2], env->error_code);
|
548 | 3fb2ded1 | bellard | #endif
|
549 | 4cbf74b6 | bellard | /* we restore the process signal mask as the sigreturn should
|
550 | 4cbf74b6 | bellard | do it (XXX: use sigsetjmp) */
|
551 | 4cbf74b6 | bellard | sigprocmask(SIG_SETMASK, old_set, NULL);
|
552 | 4cbf74b6 | bellard | raise_exception_err(EXCP0E_PAGE, env->error_code); |
553 | 4cbf74b6 | bellard | } else {
|
554 | 4cbf74b6 | bellard | /* activate soft MMU for this block */
|
555 | 3f337316 | bellard | env->hflags |= HF_SOFTMMU_MASK; |
556 | 4cbf74b6 | bellard | sigprocmask(SIG_SETMASK, old_set, NULL);
|
557 | 4cbf74b6 | bellard | cpu_loop_exit(); |
558 | 4cbf74b6 | bellard | } |
559 | 3fb2ded1 | bellard | /* never comes here */
|
560 | 3fb2ded1 | bellard | return 1; |
561 | 3fb2ded1 | bellard | } |
562 | 3fb2ded1 | bellard | |
563 | e4533c7a | bellard | #elif defined(TARGET_ARM)
|
564 | 3fb2ded1 | bellard | static inline int handle_cpu_signal(unsigned long pc, unsigned long address, |
565 | 3fb2ded1 | bellard | int is_write, sigset_t *old_set)
|
566 | 3fb2ded1 | bellard | { |
567 | 3fb2ded1 | bellard | /* XXX: do more */
|
568 | 3fb2ded1 | bellard | return 0; |
569 | 3fb2ded1 | bellard | } |
570 | 93ac68bc | bellard | #elif defined(TARGET_SPARC)
|
571 | 93ac68bc | bellard | static inline int handle_cpu_signal(unsigned long pc, unsigned long address, |
572 | 93ac68bc | bellard | int is_write, sigset_t *old_set)
|
573 | 93ac68bc | bellard | { |
574 | b453b70b | bellard | /* XXX: locking issue */
|
575 | b453b70b | bellard | if (is_write && page_unprotect(address)) {
|
576 | b453b70b | bellard | return 1; |
577 | b453b70b | bellard | } |
578 | b453b70b | bellard | return 0; |
579 | 93ac68bc | bellard | } |
580 | 67867308 | bellard | #elif defined (TARGET_PPC)
|
581 | 67867308 | bellard | static inline int handle_cpu_signal(unsigned long pc, unsigned long address, |
582 | 67867308 | bellard | int is_write, sigset_t *old_set)
|
583 | 67867308 | bellard | { |
584 | 67867308 | bellard | TranslationBlock *tb; |
585 | ce09776b | bellard | int ret;
|
586 | 67867308 | bellard | |
587 | ce09776b | bellard | #if 1 |
588 | 67867308 | bellard | if (cpu_single_env)
|
589 | 67867308 | bellard | env = cpu_single_env; /* XXX: find a correct solution for multithread */
|
590 | 67867308 | bellard | #endif
|
591 | 67867308 | bellard | #if defined(DEBUG_SIGNAL)
|
592 | 67867308 | bellard | printf("qemu: SIGSEGV pc=0x%08lx address=%08lx w=%d oldset=0x%08lx\n",
|
593 | 67867308 | bellard | pc, address, is_write, *(unsigned long *)old_set); |
594 | 67867308 | bellard | #endif
|
595 | 67867308 | bellard | /* XXX: locking issue */
|
596 | 67867308 | bellard | if (is_write && page_unprotect(address)) {
|
597 | 67867308 | bellard | return 1; |
598 | 67867308 | bellard | } |
599 | 67867308 | bellard | |
600 | ce09776b | bellard | /* see if it is an MMU fault */
|
601 | 7f957d28 | bellard | ret = cpu_ppc_handle_mmu_fault(env, address, is_write, msr_pr, 0);
|
602 | ce09776b | bellard | if (ret < 0) |
603 | ce09776b | bellard | return 0; /* not an MMU fault */ |
604 | ce09776b | bellard | if (ret == 0) |
605 | ce09776b | bellard | return 1; /* the MMU fault was handled without causing real CPU fault */ |
606 | ce09776b | bellard | |
607 | 67867308 | bellard | /* now we have a real cpu fault */
|
608 | 67867308 | bellard | tb = tb_find_pc(pc); |
609 | 67867308 | bellard | if (tb) {
|
610 | 67867308 | bellard | /* the PC is inside the translated code. It means that we have
|
611 | 67867308 | bellard | a virtual CPU fault */
|
612 | 67867308 | bellard | cpu_restore_state(tb, env, pc); |
613 | 67867308 | bellard | } |
614 | ce09776b | bellard | if (ret == 1) { |
615 | 67867308 | bellard | #if 0
|
616 | ce09776b | bellard | printf("PF exception: NIP=0x%08x error=0x%x %p\n",
|
617 | ce09776b | bellard | env->nip, env->error_code, tb);
|
618 | 67867308 | bellard | #endif
|
619 | 67867308 | bellard | /* we restore the process signal mask as the sigreturn should
|
620 | 67867308 | bellard | do it (XXX: use sigsetjmp) */
|
621 | 67867308 | bellard | sigprocmask(SIG_SETMASK, old_set, NULL);
|
622 | ce09776b | bellard | do_queue_exception_err(env->exception_index, env->error_code); |
623 | ce09776b | bellard | } else {
|
624 | ce09776b | bellard | /* activate soft MMU for this block */
|
625 | ce09776b | bellard | sigprocmask(SIG_SETMASK, old_set, NULL);
|
626 | ce09776b | bellard | cpu_loop_exit(); |
627 | ce09776b | bellard | } |
628 | 67867308 | bellard | /* never comes here */
|
629 | 67867308 | bellard | return 1; |
630 | 67867308 | bellard | } |
631 | e4533c7a | bellard | #else
|
632 | e4533c7a | bellard | #error unsupported target CPU
|
633 | e4533c7a | bellard | #endif
|
634 | 9de5e440 | bellard | |
635 | 2b413144 | bellard | #if defined(__i386__)
|
636 | 2b413144 | bellard | |
637 | e4533c7a | bellard | int cpu_signal_handler(int host_signum, struct siginfo *info, |
638 | e4533c7a | bellard | void *puc)
|
639 | 9de5e440 | bellard | { |
640 | 9de5e440 | bellard | struct ucontext *uc = puc;
|
641 | 9de5e440 | bellard | unsigned long pc; |
642 | 9de5e440 | bellard | |
643 | d691f669 | bellard | #ifndef REG_EIP
|
644 | d691f669 | bellard | /* for glibc 2.1 */
|
645 | fd6ce8f6 | bellard | #define REG_EIP EIP
|
646 | fd6ce8f6 | bellard | #define REG_ERR ERR
|
647 | fd6ce8f6 | bellard | #define REG_TRAPNO TRAPNO
|
648 | d691f669 | bellard | #endif
|
649 | fc2b4c48 | bellard | pc = uc->uc_mcontext.gregs[REG_EIP]; |
650 | fd6ce8f6 | bellard | return handle_cpu_signal(pc, (unsigned long)info->si_addr, |
651 | fd6ce8f6 | bellard | uc->uc_mcontext.gregs[REG_TRAPNO] == 0xe ?
|
652 | fd6ce8f6 | bellard | (uc->uc_mcontext.gregs[REG_ERR] >> 1) & 1 : 0, |
653 | 2b413144 | bellard | &uc->uc_sigmask); |
654 | 2b413144 | bellard | } |
655 | 2b413144 | bellard | |
656 | 25eb4484 | bellard | #elif defined(__powerpc)
|
657 | 2b413144 | bellard | |
658 | e4533c7a | bellard | int cpu_signal_handler(int host_signum, struct siginfo *info, |
659 | e4533c7a | bellard | void *puc)
|
660 | 2b413144 | bellard | { |
661 | 25eb4484 | bellard | struct ucontext *uc = puc;
|
662 | 25eb4484 | bellard | struct pt_regs *regs = uc->uc_mcontext.regs;
|
663 | 25eb4484 | bellard | unsigned long pc; |
664 | 25eb4484 | bellard | int is_write;
|
665 | 25eb4484 | bellard | |
666 | 25eb4484 | bellard | pc = regs->nip; |
667 | 25eb4484 | bellard | is_write = 0;
|
668 | 25eb4484 | bellard | #if 0
|
669 | 25eb4484 | bellard | /* ppc 4xx case */
|
670 | 25eb4484 | bellard | if (regs->dsisr & 0x00800000)
|
671 | 25eb4484 | bellard | is_write = 1;
|
672 | 25eb4484 | bellard | #else
|
673 | 25eb4484 | bellard | if (regs->trap != 0x400 && (regs->dsisr & 0x02000000)) |
674 | 25eb4484 | bellard | is_write = 1;
|
675 | 25eb4484 | bellard | #endif
|
676 | 25eb4484 | bellard | return handle_cpu_signal(pc, (unsigned long)info->si_addr, |
677 | 2b413144 | bellard | is_write, &uc->uc_sigmask); |
678 | 2b413144 | bellard | } |
679 | 2b413144 | bellard | |
680 | 2f87c607 | bellard | #elif defined(__alpha__)
|
681 | 2f87c607 | bellard | |
682 | e4533c7a | bellard | int cpu_signal_handler(int host_signum, struct siginfo *info, |
683 | 2f87c607 | bellard | void *puc)
|
684 | 2f87c607 | bellard | { |
685 | 2f87c607 | bellard | struct ucontext *uc = puc;
|
686 | 2f87c607 | bellard | uint32_t *pc = uc->uc_mcontext.sc_pc; |
687 | 2f87c607 | bellard | uint32_t insn = *pc; |
688 | 2f87c607 | bellard | int is_write = 0; |
689 | 2f87c607 | bellard | |
690 | 8c6939c0 | bellard | /* XXX: need kernel patch to get write flag faster */
|
691 | 2f87c607 | bellard | switch (insn >> 26) { |
692 | 2f87c607 | bellard | case 0x0d: // stw |
693 | 2f87c607 | bellard | case 0x0e: // stb |
694 | 2f87c607 | bellard | case 0x0f: // stq_u |
695 | 2f87c607 | bellard | case 0x24: // stf |
696 | 2f87c607 | bellard | case 0x25: // stg |
697 | 2f87c607 | bellard | case 0x26: // sts |
698 | 2f87c607 | bellard | case 0x27: // stt |
699 | 2f87c607 | bellard | case 0x2c: // stl |
700 | 2f87c607 | bellard | case 0x2d: // stq |
701 | 2f87c607 | bellard | case 0x2e: // stl_c |
702 | 2f87c607 | bellard | case 0x2f: // stq_c |
703 | 2f87c607 | bellard | is_write = 1;
|
704 | 2f87c607 | bellard | } |
705 | 2f87c607 | bellard | |
706 | 2f87c607 | bellard | return handle_cpu_signal(pc, (unsigned long)info->si_addr, |
707 | 2f87c607 | bellard | is_write, &uc->uc_sigmask); |
708 | 2f87c607 | bellard | } |
709 | 8c6939c0 | bellard | #elif defined(__sparc__)
|
710 | 8c6939c0 | bellard | |
711 | e4533c7a | bellard | int cpu_signal_handler(int host_signum, struct siginfo *info, |
712 | e4533c7a | bellard | void *puc)
|
713 | 8c6939c0 | bellard | { |
714 | 8c6939c0 | bellard | uint32_t *regs = (uint32_t *)(info + 1);
|
715 | 8c6939c0 | bellard | void *sigmask = (regs + 20); |
716 | 8c6939c0 | bellard | unsigned long pc; |
717 | 8c6939c0 | bellard | int is_write;
|
718 | 8c6939c0 | bellard | uint32_t insn; |
719 | 8c6939c0 | bellard | |
720 | 8c6939c0 | bellard | /* XXX: is there a standard glibc define ? */
|
721 | 8c6939c0 | bellard | pc = regs[1];
|
722 | 8c6939c0 | bellard | /* XXX: need kernel patch to get write flag faster */
|
723 | 8c6939c0 | bellard | is_write = 0;
|
724 | 8c6939c0 | bellard | insn = *(uint32_t *)pc; |
725 | 8c6939c0 | bellard | if ((insn >> 30) == 3) { |
726 | 8c6939c0 | bellard | switch((insn >> 19) & 0x3f) { |
727 | 8c6939c0 | bellard | case 0x05: // stb |
728 | 8c6939c0 | bellard | case 0x06: // sth |
729 | 8c6939c0 | bellard | case 0x04: // st |
730 | 8c6939c0 | bellard | case 0x07: // std |
731 | 8c6939c0 | bellard | case 0x24: // stf |
732 | 8c6939c0 | bellard | case 0x27: // stdf |
733 | 8c6939c0 | bellard | case 0x25: // stfsr |
734 | 8c6939c0 | bellard | is_write = 1;
|
735 | 8c6939c0 | bellard | break;
|
736 | 8c6939c0 | bellard | } |
737 | 8c6939c0 | bellard | } |
738 | 8c6939c0 | bellard | return handle_cpu_signal(pc, (unsigned long)info->si_addr, |
739 | 8c6939c0 | bellard | is_write, sigmask); |
740 | 8c6939c0 | bellard | } |
741 | 8c6939c0 | bellard | |
742 | 8c6939c0 | bellard | #elif defined(__arm__)
|
743 | 8c6939c0 | bellard | |
744 | e4533c7a | bellard | int cpu_signal_handler(int host_signum, struct siginfo *info, |
745 | e4533c7a | bellard | void *puc)
|
746 | 8c6939c0 | bellard | { |
747 | 8c6939c0 | bellard | struct ucontext *uc = puc;
|
748 | 8c6939c0 | bellard | unsigned long pc; |
749 | 8c6939c0 | bellard | int is_write;
|
750 | 8c6939c0 | bellard | |
751 | 8c6939c0 | bellard | pc = uc->uc_mcontext.gregs[R15]; |
752 | 8c6939c0 | bellard | /* XXX: compute is_write */
|
753 | 8c6939c0 | bellard | is_write = 0;
|
754 | 8c6939c0 | bellard | return handle_cpu_signal(pc, (unsigned long)info->si_addr, |
755 | 8c6939c0 | bellard | is_write, |
756 | 8c6939c0 | bellard | &uc->uc_sigmask); |
757 | 8c6939c0 | bellard | } |
758 | 8c6939c0 | bellard | |
759 | 38e584a0 | bellard | #elif defined(__mc68000)
|
760 | 38e584a0 | bellard | |
761 | 38e584a0 | bellard | int cpu_signal_handler(int host_signum, struct siginfo *info, |
762 | 38e584a0 | bellard | void *puc)
|
763 | 38e584a0 | bellard | { |
764 | 38e584a0 | bellard | struct ucontext *uc = puc;
|
765 | 38e584a0 | bellard | unsigned long pc; |
766 | 38e584a0 | bellard | int is_write;
|
767 | 38e584a0 | bellard | |
768 | 38e584a0 | bellard | pc = uc->uc_mcontext.gregs[16];
|
769 | 38e584a0 | bellard | /* XXX: compute is_write */
|
770 | 38e584a0 | bellard | is_write = 0;
|
771 | 38e584a0 | bellard | return handle_cpu_signal(pc, (unsigned long)info->si_addr, |
772 | 38e584a0 | bellard | is_write, |
773 | 38e584a0 | bellard | &uc->uc_sigmask); |
774 | 38e584a0 | bellard | } |
775 | 38e584a0 | bellard | |
776 | 9de5e440 | bellard | #else
|
777 | 2b413144 | bellard | |
778 | 3fb2ded1 | bellard | #error host CPU specific signal handler needed
|
779 | 2b413144 | bellard | |
780 | 9de5e440 | bellard | #endif |