Statistics
| Branch: | Revision:

root / target-sparc / exec.h @ 0828b448

History | View | Annotate | Download (1.7 kB)

1 7a3f1944 bellard
#ifndef EXEC_SPARC_H
2 7a3f1944 bellard
#define EXEC_SPARC_H 1
3 3475187d bellard
#include "config.h"
4 8294eba1 ths
#include "dyngen-exec.h"
5 7a3f1944 bellard
6 7a3f1944 bellard
register struct CPUSPARCState *env asm(AREG0);
7 01d6a890 ths
8 af7bf89b bellard
#ifdef TARGET_SPARC64
9 af7bf89b bellard
#define T0 (env->t0)
10 af7bf89b bellard
#define T2 (env->t2)
11 3475187d bellard
#define REGWPTR env->regwptr
12 af7bf89b bellard
#else
13 7a3f1944 bellard
register uint32_t T0 asm(AREG1);
14 3475187d bellard
15 3475187d bellard
#undef REG_REGWPTR // Broken
16 3475187d bellard
#ifdef REG_REGWPTR
17 01d6a890 ths
#if defined(__sparc__)
18 01d6a890 ths
register uint32_t *REGWPTR asm(AREG4);
19 01d6a890 ths
#else
20 3475187d bellard
register uint32_t *REGWPTR asm(AREG3);
21 01d6a890 ths
#endif
22 3475187d bellard
#define reg_REGWPTR
23 3475187d bellard
24 3475187d bellard
#ifdef AREG4
25 3475187d bellard
register uint32_t T2 asm(AREG4);
26 3475187d bellard
#define reg_T2
27 3475187d bellard
#else
28 3475187d bellard
#define T2 (env->t2)
29 3475187d bellard
#endif
30 3475187d bellard
31 3475187d bellard
#else
32 3475187d bellard
#define REGWPTR env->regwptr
33 7a3f1944 bellard
register uint32_t T2 asm(AREG3);
34 01d6a890 ths
#endif
35 3475187d bellard
#define reg_T2
36 3475187d bellard
#endif
37 3475187d bellard
38 e8af50a3 bellard
#define FT0 (env->ft0)
39 e8af50a3 bellard
#define FT1 (env->ft1)
40 e8af50a3 bellard
#define DT0 (env->dt0)
41 e8af50a3 bellard
#define DT1 (env->dt1)
42 1f587329 blueswir1
#if defined(CONFIG_USER_ONLY)
43 1f587329 blueswir1
#define QT0 (env->qt0)
44 1f587329 blueswir1
#define QT1 (env->qt1)
45 1f587329 blueswir1
#endif
46 7a3f1944 bellard
47 7a3f1944 bellard
#include "cpu.h"
48 7a3f1944 bellard
#include "exec-all.h"
49 7a3f1944 bellard
50 7a3f1944 bellard
void cpu_lock(void);
51 7a3f1944 bellard
void cpu_unlock(void);
52 7a3f1944 bellard
void cpu_loop_exit(void);
53 e8af50a3 bellard
void set_cwp(int new_cwp);
54 878d3096 bellard
void do_interrupt(int intno);
55 af7bf89b bellard
void memcpy32(target_ulong *dst, const target_ulong *src);
56 ee5bbe38 bellard
target_ulong mmu_probe(CPUState *env, target_ulong address, int mmulev);
57 ee5bbe38 bellard
void dump_mmu(CPUState *env);
58 e8af50a3 bellard
59 0d1a29f9 bellard
static inline void env_to_regs(void)
60 0d1a29f9 bellard
{
61 aea3ce4c bellard
#if defined(reg_REGWPTR)
62 aea3ce4c bellard
    REGWPTR = env->regbase + (env->cwp * 16);
63 aea3ce4c bellard
    env->regwptr = REGWPTR;
64 aea3ce4c bellard
#endif
65 0d1a29f9 bellard
}
66 0d1a29f9 bellard
67 0d1a29f9 bellard
static inline void regs_to_env(void)
68 0d1a29f9 bellard
{
69 0d1a29f9 bellard
}
70 0d1a29f9 bellard
71 9d893301 bellard
int cpu_sparc_handle_mmu_fault(CPUState *env, target_ulong address, int rw,
72 6ebbf390 j_mayer
                               int mmu_idx, int is_softmmu);
73 9d893301 bellard
74 bfed01fc ths
static inline int cpu_halted(CPUState *env) {
75 bfed01fc ths
    if (!env->halted)
76 bfed01fc ths
        return 0;
77 bfed01fc ths
    if ((env->interrupt_request & CPU_INTERRUPT_HARD) && (env->psret != 0)) {
78 bfed01fc ths
        env->halted = 0;
79 bfed01fc ths
        return 0;
80 bfed01fc ths
    }
81 bfed01fc ths
    return EXCP_HALTED;
82 bfed01fc ths
}
83 bfed01fc ths
84 7a3f1944 bellard
#endif