root / hw / mc146818rtc.c @ 0dad6c35
History | View | Annotate | Download (22.3 kB)
1 | 80cabfad | bellard | /*
|
---|---|---|---|
2 | 80cabfad | bellard | * QEMU MC146818 RTC emulation
|
3 | 5fafdf24 | ths | *
|
4 | 80cabfad | bellard | * Copyright (c) 2003-2004 Fabrice Bellard
|
5 | 5fafdf24 | ths | *
|
6 | 80cabfad | bellard | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 | 80cabfad | bellard | * of this software and associated documentation files (the "Software"), to deal
|
8 | 80cabfad | bellard | * in the Software without restriction, including without limitation the rights
|
9 | 80cabfad | bellard | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 | 80cabfad | bellard | * copies of the Software, and to permit persons to whom the Software is
|
11 | 80cabfad | bellard | * furnished to do so, subject to the following conditions:
|
12 | 80cabfad | bellard | *
|
13 | 80cabfad | bellard | * The above copyright notice and this permission notice shall be included in
|
14 | 80cabfad | bellard | * all copies or substantial portions of the Software.
|
15 | 80cabfad | bellard | *
|
16 | 80cabfad | bellard | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 | 80cabfad | bellard | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 | 80cabfad | bellard | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 | 80cabfad | bellard | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 | 80cabfad | bellard | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 | 80cabfad | bellard | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 | 80cabfad | bellard | * THE SOFTWARE.
|
23 | 80cabfad | bellard | */
|
24 | 87ecb68b | pbrook | #include "hw.h" |
25 | 87ecb68b | pbrook | #include "qemu-timer.h" |
26 | 87ecb68b | pbrook | #include "sysemu.h" |
27 | 87ecb68b | pbrook | #include "pc.h" |
28 | aa28b9bf | Blue Swirl | #include "apic.h" |
29 | 87ecb68b | pbrook | #include "isa.h" |
30 | 1d914fa0 | Isaku Yamahata | #include "mc146818rtc.h" |
31 | 80cabfad | bellard | |
32 | 80cabfad | bellard | //#define DEBUG_CMOS
|
33 | aa6f63ff | Blue Swirl | //#define DEBUG_COALESCED
|
34 | 80cabfad | bellard | |
35 | ec51e364 | Isaku Yamahata | #ifdef DEBUG_CMOS
|
36 | ec51e364 | Isaku Yamahata | # define CMOS_DPRINTF(format, ...) printf(format, ## __VA_ARGS__) |
37 | ec51e364 | Isaku Yamahata | #else
|
38 | ec51e364 | Isaku Yamahata | # define CMOS_DPRINTF(format, ...) do { } while (0) |
39 | ec51e364 | Isaku Yamahata | #endif
|
40 | ec51e364 | Isaku Yamahata | |
41 | aa6f63ff | Blue Swirl | #ifdef DEBUG_COALESCED
|
42 | aa6f63ff | Blue Swirl | # define DPRINTF_C(format, ...) printf(format, ## __VA_ARGS__) |
43 | aa6f63ff | Blue Swirl | #else
|
44 | aa6f63ff | Blue Swirl | # define DPRINTF_C(format, ...) do { } while (0) |
45 | aa6f63ff | Blue Swirl | #endif
|
46 | aa6f63ff | Blue Swirl | |
47 | dd17765b | Gleb Natapov | #define RTC_REINJECT_ON_ACK_COUNT 20 |
48 | ba32edab | Gleb Natapov | |
49 | 80cabfad | bellard | #define RTC_SECONDS 0 |
50 | 80cabfad | bellard | #define RTC_SECONDS_ALARM 1 |
51 | 80cabfad | bellard | #define RTC_MINUTES 2 |
52 | 80cabfad | bellard | #define RTC_MINUTES_ALARM 3 |
53 | 80cabfad | bellard | #define RTC_HOURS 4 |
54 | 80cabfad | bellard | #define RTC_HOURS_ALARM 5 |
55 | 80cabfad | bellard | #define RTC_ALARM_DONT_CARE 0xC0 |
56 | 80cabfad | bellard | |
57 | 80cabfad | bellard | #define RTC_DAY_OF_WEEK 6 |
58 | 80cabfad | bellard | #define RTC_DAY_OF_MONTH 7 |
59 | 80cabfad | bellard | #define RTC_MONTH 8 |
60 | 80cabfad | bellard | #define RTC_YEAR 9 |
61 | 80cabfad | bellard | |
62 | 80cabfad | bellard | #define RTC_REG_A 10 |
63 | 80cabfad | bellard | #define RTC_REG_B 11 |
64 | 80cabfad | bellard | #define RTC_REG_C 12 |
65 | 80cabfad | bellard | #define RTC_REG_D 13 |
66 | 80cabfad | bellard | |
67 | dff38e7b | bellard | #define REG_A_UIP 0x80 |
68 | 80cabfad | bellard | |
69 | 100d9891 | aurel32 | #define REG_B_SET 0x80 |
70 | 100d9891 | aurel32 | #define REG_B_PIE 0x40 |
71 | 100d9891 | aurel32 | #define REG_B_AIE 0x20 |
72 | 100d9891 | aurel32 | #define REG_B_UIE 0x10 |
73 | 100d9891 | aurel32 | #define REG_B_SQWE 0x08 |
74 | 100d9891 | aurel32 | #define REG_B_DM 0x04 |
75 | c29cd656 | Aurelien Jarno | #define REG_B_24H 0x02 |
76 | dff38e7b | bellard | |
77 | 72716184 | Anthony Liguori | #define REG_C_UF 0x10 |
78 | 72716184 | Anthony Liguori | #define REG_C_IRQF 0x80 |
79 | 72716184 | Anthony Liguori | #define REG_C_PF 0x40 |
80 | 72716184 | Anthony Liguori | #define REG_C_AF 0x20 |
81 | 72716184 | Anthony Liguori | |
82 | 1d914fa0 | Isaku Yamahata | typedef struct RTCState { |
83 | 32e0c826 | Gerd Hoffmann | ISADevice dev; |
84 | b2c5009b | Richard Henderson | MemoryRegion io; |
85 | dff38e7b | bellard | uint8_t cmos_data[128];
|
86 | dff38e7b | bellard | uint8_t cmos_index; |
87 | 43f493af | bellard | struct tm current_tm;
|
88 | 32e0c826 | Gerd Hoffmann | int32_t base_year; |
89 | d537cf6c | pbrook | qemu_irq irq; |
90 | 100d9891 | aurel32 | qemu_irq sqw_irq; |
91 | 18c6e2ff | ths | int it_shift;
|
92 | dff38e7b | bellard | /* periodic timer */
|
93 | dff38e7b | bellard | QEMUTimer *periodic_timer; |
94 | dff38e7b | bellard | int64_t next_periodic_time; |
95 | dff38e7b | bellard | /* second update */
|
96 | dff38e7b | bellard | int64_t next_second_time; |
97 | ba32edab | Gleb Natapov | uint16_t irq_reinject_on_ack_count; |
98 | 73822ec8 | aliguori | uint32_t irq_coalesced; |
99 | 73822ec8 | aliguori | uint32_t period; |
100 | 93b66569 | aliguori | QEMUTimer *coalesced_timer; |
101 | dff38e7b | bellard | QEMUTimer *second_timer; |
102 | dff38e7b | bellard | QEMUTimer *second_timer2; |
103 | 17604dac | Jan Kiszka | Notifier clock_reset_notifier; |
104 | 433acf0d | Jan Kiszka | LostTickPolicy lost_tick_policy; |
105 | 1d914fa0 | Isaku Yamahata | } RTCState; |
106 | dff38e7b | bellard | |
107 | dff38e7b | bellard | static void rtc_set_time(RTCState *s); |
108 | dff38e7b | bellard | static void rtc_copy_date(RTCState *s); |
109 | dff38e7b | bellard | |
110 | 93b66569 | aliguori | #ifdef TARGET_I386
|
111 | 93b66569 | aliguori | static void rtc_coalesced_timer_update(RTCState *s) |
112 | 93b66569 | aliguori | { |
113 | 93b66569 | aliguori | if (s->irq_coalesced == 0) { |
114 | 93b66569 | aliguori | qemu_del_timer(s->coalesced_timer); |
115 | 93b66569 | aliguori | } else {
|
116 | 93b66569 | aliguori | /* divide each RTC interval to 2 - 8 smaller intervals */
|
117 | 93b66569 | aliguori | int c = MIN(s->irq_coalesced, 7) + 1; |
118 | 74475455 | Paolo Bonzini | int64_t next_clock = qemu_get_clock_ns(rtc_clock) + |
119 | 6875204c | Jan Kiszka | muldiv64(s->period / c, get_ticks_per_sec(), 32768);
|
120 | 93b66569 | aliguori | qemu_mod_timer(s->coalesced_timer, next_clock); |
121 | 93b66569 | aliguori | } |
122 | 93b66569 | aliguori | } |
123 | 93b66569 | aliguori | |
124 | 93b66569 | aliguori | static void rtc_coalesced_timer(void *opaque) |
125 | 93b66569 | aliguori | { |
126 | 93b66569 | aliguori | RTCState *s = opaque; |
127 | 93b66569 | aliguori | |
128 | 93b66569 | aliguori | if (s->irq_coalesced != 0) { |
129 | 93b66569 | aliguori | apic_reset_irq_delivered(); |
130 | 93b66569 | aliguori | s->cmos_data[RTC_REG_C] |= 0xc0;
|
131 | aa6f63ff | Blue Swirl | DPRINTF_C("cmos: injecting from timer\n");
|
132 | 7d932dfd | Jan Kiszka | qemu_irq_raise(s->irq); |
133 | 93b66569 | aliguori | if (apic_get_irq_delivered()) {
|
134 | 93b66569 | aliguori | s->irq_coalesced--; |
135 | aa6f63ff | Blue Swirl | DPRINTF_C("cmos: coalesced irqs decreased to %d\n",
|
136 | aa6f63ff | Blue Swirl | s->irq_coalesced); |
137 | 93b66569 | aliguori | } |
138 | 93b66569 | aliguori | } |
139 | 93b66569 | aliguori | |
140 | 93b66569 | aliguori | rtc_coalesced_timer_update(s); |
141 | 93b66569 | aliguori | } |
142 | 93b66569 | aliguori | #endif
|
143 | 93b66569 | aliguori | |
144 | dff38e7b | bellard | static void rtc_timer_update(RTCState *s, int64_t current_time) |
145 | dff38e7b | bellard | { |
146 | dff38e7b | bellard | int period_code, period;
|
147 | dff38e7b | bellard | int64_t cur_clock, next_irq_clock; |
148 | dff38e7b | bellard | |
149 | dff38e7b | bellard | period_code = s->cmos_data[RTC_REG_A] & 0x0f;
|
150 | 100d9891 | aurel32 | if (period_code != 0 |
151 | 7d932dfd | Jan Kiszka | && ((s->cmos_data[RTC_REG_B] & REG_B_PIE) |
152 | 100d9891 | aurel32 | || ((s->cmos_data[RTC_REG_B] & REG_B_SQWE) && s->sqw_irq))) { |
153 | dff38e7b | bellard | if (period_code <= 2) |
154 | dff38e7b | bellard | period_code += 7;
|
155 | dff38e7b | bellard | /* period in 32 Khz cycles */
|
156 | dff38e7b | bellard | period = 1 << (period_code - 1); |
157 | 73822ec8 | aliguori | #ifdef TARGET_I386
|
158 | aa6f63ff | Blue Swirl | if (period != s->period) {
|
159 | 73822ec8 | aliguori | s->irq_coalesced = (s->irq_coalesced * s->period) / period; |
160 | aa6f63ff | Blue Swirl | DPRINTF_C("cmos: coalesced irqs scaled to %d\n", s->irq_coalesced);
|
161 | aa6f63ff | Blue Swirl | } |
162 | 73822ec8 | aliguori | s->period = period; |
163 | 73822ec8 | aliguori | #endif
|
164 | dff38e7b | bellard | /* compute 32 khz clock */
|
165 | 6ee093c9 | Juan Quintela | cur_clock = muldiv64(current_time, 32768, get_ticks_per_sec());
|
166 | dff38e7b | bellard | next_irq_clock = (cur_clock & ~(period - 1)) + period;
|
167 | 6875204c | Jan Kiszka | s->next_periodic_time = |
168 | 6875204c | Jan Kiszka | muldiv64(next_irq_clock, get_ticks_per_sec(), 32768) + 1; |
169 | dff38e7b | bellard | qemu_mod_timer(s->periodic_timer, s->next_periodic_time); |
170 | dff38e7b | bellard | } else {
|
171 | 73822ec8 | aliguori | #ifdef TARGET_I386
|
172 | 73822ec8 | aliguori | s->irq_coalesced = 0;
|
173 | 73822ec8 | aliguori | #endif
|
174 | dff38e7b | bellard | qemu_del_timer(s->periodic_timer); |
175 | dff38e7b | bellard | } |
176 | dff38e7b | bellard | } |
177 | dff38e7b | bellard | |
178 | dff38e7b | bellard | static void rtc_periodic_timer(void *opaque) |
179 | dff38e7b | bellard | { |
180 | dff38e7b | bellard | RTCState *s = opaque; |
181 | dff38e7b | bellard | |
182 | dff38e7b | bellard | rtc_timer_update(s, s->next_periodic_time); |
183 | 663447d4 | Paolo Bonzini | s->cmos_data[RTC_REG_C] |= REG_C_PF; |
184 | 100d9891 | aurel32 | if (s->cmos_data[RTC_REG_B] & REG_B_PIE) {
|
185 | 663447d4 | Paolo Bonzini | s->cmos_data[RTC_REG_C] |= REG_C_IRQF; |
186 | 93b66569 | aliguori | #ifdef TARGET_I386
|
187 | 433acf0d | Jan Kiszka | if (s->lost_tick_policy == LOST_TICK_SLEW) {
|
188 | ba32edab | Gleb Natapov | if (s->irq_reinject_on_ack_count >= RTC_REINJECT_ON_ACK_COUNT)
|
189 | ba32edab | Gleb Natapov | s->irq_reinject_on_ack_count = 0;
|
190 | 93b66569 | aliguori | apic_reset_irq_delivered(); |
191 | 7d932dfd | Jan Kiszka | qemu_irq_raise(s->irq); |
192 | 93b66569 | aliguori | if (!apic_get_irq_delivered()) {
|
193 | 93b66569 | aliguori | s->irq_coalesced++; |
194 | 93b66569 | aliguori | rtc_coalesced_timer_update(s); |
195 | aa6f63ff | Blue Swirl | DPRINTF_C("cmos: coalesced irqs increased to %d\n",
|
196 | aa6f63ff | Blue Swirl | s->irq_coalesced); |
197 | 93b66569 | aliguori | } |
198 | 93b66569 | aliguori | } else
|
199 | 93b66569 | aliguori | #endif
|
200 | 7d932dfd | Jan Kiszka | qemu_irq_raise(s->irq); |
201 | 100d9891 | aurel32 | } |
202 | 100d9891 | aurel32 | if (s->cmos_data[RTC_REG_B] & REG_B_SQWE) {
|
203 | 100d9891 | aurel32 | /* Not square wave at all but we don't want 2048Hz interrupts!
|
204 | 100d9891 | aurel32 | Must be seen as a pulse. */
|
205 | 100d9891 | aurel32 | qemu_irq_raise(s->sqw_irq); |
206 | 100d9891 | aurel32 | } |
207 | dff38e7b | bellard | } |
208 | 80cabfad | bellard | |
209 | b41a2cd1 | bellard | static void cmos_ioport_write(void *opaque, uint32_t addr, uint32_t data) |
210 | 80cabfad | bellard | { |
211 | b41a2cd1 | bellard | RTCState *s = opaque; |
212 | 80cabfad | bellard | |
213 | 80cabfad | bellard | if ((addr & 1) == 0) { |
214 | 80cabfad | bellard | s->cmos_index = data & 0x7f;
|
215 | 80cabfad | bellard | } else {
|
216 | ec51e364 | Isaku Yamahata | CMOS_DPRINTF("cmos: write index=0x%02x val=0x%02x\n",
|
217 | ec51e364 | Isaku Yamahata | s->cmos_index, data); |
218 | dff38e7b | bellard | switch(s->cmos_index) {
|
219 | 80cabfad | bellard | case RTC_SECONDS_ALARM:
|
220 | 80cabfad | bellard | case RTC_MINUTES_ALARM:
|
221 | 80cabfad | bellard | case RTC_HOURS_ALARM:
|
222 | 80cabfad | bellard | s->cmos_data[s->cmos_index] = data; |
223 | 80cabfad | bellard | break;
|
224 | 80cabfad | bellard | case RTC_SECONDS:
|
225 | 80cabfad | bellard | case RTC_MINUTES:
|
226 | 80cabfad | bellard | case RTC_HOURS:
|
227 | 80cabfad | bellard | case RTC_DAY_OF_WEEK:
|
228 | 80cabfad | bellard | case RTC_DAY_OF_MONTH:
|
229 | 80cabfad | bellard | case RTC_MONTH:
|
230 | 80cabfad | bellard | case RTC_YEAR:
|
231 | 80cabfad | bellard | s->cmos_data[s->cmos_index] = data; |
232 | dff38e7b | bellard | /* if in set mode, do not update the time */
|
233 | dff38e7b | bellard | if (!(s->cmos_data[RTC_REG_B] & REG_B_SET)) {
|
234 | dff38e7b | bellard | rtc_set_time(s); |
235 | dff38e7b | bellard | } |
236 | 80cabfad | bellard | break;
|
237 | 80cabfad | bellard | case RTC_REG_A:
|
238 | dff38e7b | bellard | /* UIP bit is read only */
|
239 | dff38e7b | bellard | s->cmos_data[RTC_REG_A] = (data & ~REG_A_UIP) | |
240 | dff38e7b | bellard | (s->cmos_data[RTC_REG_A] & REG_A_UIP); |
241 | 74475455 | Paolo Bonzini | rtc_timer_update(s, qemu_get_clock_ns(rtc_clock)); |
242 | dff38e7b | bellard | break;
|
243 | 80cabfad | bellard | case RTC_REG_B:
|
244 | dff38e7b | bellard | if (data & REG_B_SET) {
|
245 | dff38e7b | bellard | /* set mode: reset UIP mode */
|
246 | dff38e7b | bellard | s->cmos_data[RTC_REG_A] &= ~REG_A_UIP; |
247 | dff38e7b | bellard | data &= ~REG_B_UIE; |
248 | dff38e7b | bellard | } else {
|
249 | dff38e7b | bellard | /* if disabling set mode, update the time */
|
250 | dff38e7b | bellard | if (s->cmos_data[RTC_REG_B] & REG_B_SET) {
|
251 | dff38e7b | bellard | rtc_set_time(s); |
252 | dff38e7b | bellard | } |
253 | dff38e7b | bellard | } |
254 | 51e08f3e | Aurelien Jarno | if (((s->cmos_data[RTC_REG_B] ^ data) & (REG_B_DM | REG_B_24H)) &&
|
255 | 51e08f3e | Aurelien Jarno | !(data & REG_B_SET)) { |
256 | 51e08f3e | Aurelien Jarno | /* If the time format has changed and not in set mode,
|
257 | 51e08f3e | Aurelien Jarno | update the registers immediately. */
|
258 | 51e08f3e | Aurelien Jarno | s->cmos_data[RTC_REG_B] = data; |
259 | 51e08f3e | Aurelien Jarno | rtc_copy_date(s); |
260 | 51e08f3e | Aurelien Jarno | } else {
|
261 | 51e08f3e | Aurelien Jarno | s->cmos_data[RTC_REG_B] = data; |
262 | 51e08f3e | Aurelien Jarno | } |
263 | 74475455 | Paolo Bonzini | rtc_timer_update(s, qemu_get_clock_ns(rtc_clock)); |
264 | 80cabfad | bellard | break;
|
265 | 80cabfad | bellard | case RTC_REG_C:
|
266 | 80cabfad | bellard | case RTC_REG_D:
|
267 | 80cabfad | bellard | /* cannot write to them */
|
268 | 80cabfad | bellard | break;
|
269 | 80cabfad | bellard | default:
|
270 | 80cabfad | bellard | s->cmos_data[s->cmos_index] = data; |
271 | 80cabfad | bellard | break;
|
272 | 80cabfad | bellard | } |
273 | 80cabfad | bellard | } |
274 | 80cabfad | bellard | } |
275 | 80cabfad | bellard | |
276 | abd0c6bd | Paul Brook | static inline int rtc_to_bcd(RTCState *s, int a) |
277 | 80cabfad | bellard | { |
278 | 6f1bf24d | aurel32 | if (s->cmos_data[RTC_REG_B] & REG_B_DM) {
|
279 | dff38e7b | bellard | return a;
|
280 | dff38e7b | bellard | } else {
|
281 | dff38e7b | bellard | return ((a / 10) << 4) | (a % 10); |
282 | dff38e7b | bellard | } |
283 | 80cabfad | bellard | } |
284 | 80cabfad | bellard | |
285 | abd0c6bd | Paul Brook | static inline int rtc_from_bcd(RTCState *s, int a) |
286 | 80cabfad | bellard | { |
287 | 6f1bf24d | aurel32 | if (s->cmos_data[RTC_REG_B] & REG_B_DM) {
|
288 | dff38e7b | bellard | return a;
|
289 | dff38e7b | bellard | } else {
|
290 | dff38e7b | bellard | return ((a >> 4) * 10) + (a & 0x0f); |
291 | dff38e7b | bellard | } |
292 | dff38e7b | bellard | } |
293 | dff38e7b | bellard | |
294 | dff38e7b | bellard | static void rtc_set_time(RTCState *s) |
295 | dff38e7b | bellard | { |
296 | 43f493af | bellard | struct tm *tm = &s->current_tm;
|
297 | dff38e7b | bellard | |
298 | abd0c6bd | Paul Brook | tm->tm_sec = rtc_from_bcd(s, s->cmos_data[RTC_SECONDS]); |
299 | abd0c6bd | Paul Brook | tm->tm_min = rtc_from_bcd(s, s->cmos_data[RTC_MINUTES]); |
300 | abd0c6bd | Paul Brook | tm->tm_hour = rtc_from_bcd(s, s->cmos_data[RTC_HOURS] & 0x7f);
|
301 | 3b89eb43 | Paolo Bonzini | if (!(s->cmos_data[RTC_REG_B] & REG_B_24H)) {
|
302 | 3b89eb43 | Paolo Bonzini | tm->tm_hour %= 12;
|
303 | 3b89eb43 | Paolo Bonzini | if (s->cmos_data[RTC_HOURS] & 0x80) { |
304 | 3b89eb43 | Paolo Bonzini | tm->tm_hour += 12;
|
305 | 3b89eb43 | Paolo Bonzini | } |
306 | 43f493af | bellard | } |
307 | abd0c6bd | Paul Brook | tm->tm_wday = rtc_from_bcd(s, s->cmos_data[RTC_DAY_OF_WEEK]) - 1;
|
308 | abd0c6bd | Paul Brook | tm->tm_mday = rtc_from_bcd(s, s->cmos_data[RTC_DAY_OF_MONTH]); |
309 | abd0c6bd | Paul Brook | tm->tm_mon = rtc_from_bcd(s, s->cmos_data[RTC_MONTH]) - 1;
|
310 | abd0c6bd | Paul Brook | tm->tm_year = rtc_from_bcd(s, s->cmos_data[RTC_YEAR]) + s->base_year - 1900;
|
311 | 80cd3478 | Luiz Capitulino | |
312 | 80cd3478 | Luiz Capitulino | rtc_change_mon_event(tm); |
313 | 43f493af | bellard | } |
314 | 43f493af | bellard | |
315 | 43f493af | bellard | static void rtc_copy_date(RTCState *s) |
316 | 43f493af | bellard | { |
317 | 43f493af | bellard | const struct tm *tm = &s->current_tm; |
318 | 42fc73a1 | aurel32 | int year;
|
319 | dff38e7b | bellard | |
320 | abd0c6bd | Paul Brook | s->cmos_data[RTC_SECONDS] = rtc_to_bcd(s, tm->tm_sec); |
321 | abd0c6bd | Paul Brook | s->cmos_data[RTC_MINUTES] = rtc_to_bcd(s, tm->tm_min); |
322 | c29cd656 | Aurelien Jarno | if (s->cmos_data[RTC_REG_B] & REG_B_24H) {
|
323 | 43f493af | bellard | /* 24 hour format */
|
324 | abd0c6bd | Paul Brook | s->cmos_data[RTC_HOURS] = rtc_to_bcd(s, tm->tm_hour); |
325 | 43f493af | bellard | } else {
|
326 | 43f493af | bellard | /* 12 hour format */
|
327 | 3b89eb43 | Paolo Bonzini | int h = (tm->tm_hour % 12) ? tm->tm_hour % 12 : 12; |
328 | 3b89eb43 | Paolo Bonzini | s->cmos_data[RTC_HOURS] = rtc_to_bcd(s, h); |
329 | 43f493af | bellard | if (tm->tm_hour >= 12) |
330 | 43f493af | bellard | s->cmos_data[RTC_HOURS] |= 0x80;
|
331 | 43f493af | bellard | } |
332 | abd0c6bd | Paul Brook | s->cmos_data[RTC_DAY_OF_WEEK] = rtc_to_bcd(s, tm->tm_wday + 1);
|
333 | abd0c6bd | Paul Brook | s->cmos_data[RTC_DAY_OF_MONTH] = rtc_to_bcd(s, tm->tm_mday); |
334 | abd0c6bd | Paul Brook | s->cmos_data[RTC_MONTH] = rtc_to_bcd(s, tm->tm_mon + 1);
|
335 | 42fc73a1 | aurel32 | year = (tm->tm_year - s->base_year) % 100;
|
336 | 42fc73a1 | aurel32 | if (year < 0) |
337 | 42fc73a1 | aurel32 | year += 100;
|
338 | abd0c6bd | Paul Brook | s->cmos_data[RTC_YEAR] = rtc_to_bcd(s, year); |
339 | 43f493af | bellard | } |
340 | 43f493af | bellard | |
341 | 43f493af | bellard | /* month is between 0 and 11. */
|
342 | 43f493af | bellard | static int get_days_in_month(int month, int year) |
343 | 43f493af | bellard | { |
344 | 5fafdf24 | ths | static const int days_tab[12] = { |
345 | 5fafdf24 | ths | 31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31 |
346 | 43f493af | bellard | }; |
347 | 43f493af | bellard | int d;
|
348 | 43f493af | bellard | if ((unsigned )month >= 12) |
349 | 43f493af | bellard | return 31; |
350 | 43f493af | bellard | d = days_tab[month]; |
351 | 43f493af | bellard | if (month == 1) { |
352 | 43f493af | bellard | if ((year % 4) == 0 && ((year % 100) != 0 || (year % 400) == 0)) |
353 | 43f493af | bellard | d++; |
354 | 43f493af | bellard | } |
355 | 43f493af | bellard | return d;
|
356 | 43f493af | bellard | } |
357 | 43f493af | bellard | |
358 | 43f493af | bellard | /* update 'tm' to the next second */
|
359 | 43f493af | bellard | static void rtc_next_second(struct tm *tm) |
360 | 43f493af | bellard | { |
361 | 43f493af | bellard | int days_in_month;
|
362 | 43f493af | bellard | |
363 | 43f493af | bellard | tm->tm_sec++; |
364 | 43f493af | bellard | if ((unsigned)tm->tm_sec >= 60) { |
365 | 43f493af | bellard | tm->tm_sec = 0;
|
366 | 43f493af | bellard | tm->tm_min++; |
367 | 43f493af | bellard | if ((unsigned)tm->tm_min >= 60) { |
368 | 43f493af | bellard | tm->tm_min = 0;
|
369 | 43f493af | bellard | tm->tm_hour++; |
370 | 43f493af | bellard | if ((unsigned)tm->tm_hour >= 24) { |
371 | 43f493af | bellard | tm->tm_hour = 0;
|
372 | 43f493af | bellard | /* next day */
|
373 | 43f493af | bellard | tm->tm_wday++; |
374 | 43f493af | bellard | if ((unsigned)tm->tm_wday >= 7) |
375 | 43f493af | bellard | tm->tm_wday = 0;
|
376 | 5fafdf24 | ths | days_in_month = get_days_in_month(tm->tm_mon, |
377 | 43f493af | bellard | tm->tm_year + 1900);
|
378 | 43f493af | bellard | tm->tm_mday++; |
379 | 43f493af | bellard | if (tm->tm_mday < 1) { |
380 | 43f493af | bellard | tm->tm_mday = 1;
|
381 | 43f493af | bellard | } else if (tm->tm_mday > days_in_month) { |
382 | 43f493af | bellard | tm->tm_mday = 1;
|
383 | 43f493af | bellard | tm->tm_mon++; |
384 | 43f493af | bellard | if (tm->tm_mon >= 12) { |
385 | 43f493af | bellard | tm->tm_mon = 0;
|
386 | 43f493af | bellard | tm->tm_year++; |
387 | 43f493af | bellard | } |
388 | 43f493af | bellard | } |
389 | 43f493af | bellard | } |
390 | 43f493af | bellard | } |
391 | 43f493af | bellard | } |
392 | dff38e7b | bellard | } |
393 | dff38e7b | bellard | |
394 | 43f493af | bellard | |
395 | dff38e7b | bellard | static void rtc_update_second(void *opaque) |
396 | dff38e7b | bellard | { |
397 | dff38e7b | bellard | RTCState *s = opaque; |
398 | 4721c457 | bellard | int64_t delay; |
399 | dff38e7b | bellard | |
400 | dff38e7b | bellard | /* if the oscillator is not in normal operation, we do not update */
|
401 | dff38e7b | bellard | if ((s->cmos_data[RTC_REG_A] & 0x70) != 0x20) { |
402 | 6ee093c9 | Juan Quintela | s->next_second_time += get_ticks_per_sec(); |
403 | dff38e7b | bellard | qemu_mod_timer(s->second_timer, s->next_second_time); |
404 | dff38e7b | bellard | } else {
|
405 | 43f493af | bellard | rtc_next_second(&s->current_tm); |
406 | 3b46e624 | ths | |
407 | dff38e7b | bellard | if (!(s->cmos_data[RTC_REG_B] & REG_B_SET)) {
|
408 | dff38e7b | bellard | /* update in progress bit */
|
409 | dff38e7b | bellard | s->cmos_data[RTC_REG_A] |= REG_A_UIP; |
410 | dff38e7b | bellard | } |
411 | 4721c457 | bellard | /* should be 244 us = 8 / 32768 seconds, but currently the
|
412 | 4721c457 | bellard | timers do not have the necessary resolution. */
|
413 | 6ee093c9 | Juan Quintela | delay = (get_ticks_per_sec() * 1) / 100; |
414 | 4721c457 | bellard | if (delay < 1) |
415 | 4721c457 | bellard | delay = 1;
|
416 | 5fafdf24 | ths | qemu_mod_timer(s->second_timer2, |
417 | 4721c457 | bellard | s->next_second_time + delay); |
418 | dff38e7b | bellard | } |
419 | dff38e7b | bellard | } |
420 | dff38e7b | bellard | |
421 | dff38e7b | bellard | static void rtc_update_second2(void *opaque) |
422 | dff38e7b | bellard | { |
423 | dff38e7b | bellard | RTCState *s = opaque; |
424 | dff38e7b | bellard | |
425 | dff38e7b | bellard | if (!(s->cmos_data[RTC_REG_B] & REG_B_SET)) {
|
426 | dff38e7b | bellard | rtc_copy_date(s); |
427 | dff38e7b | bellard | } |
428 | dff38e7b | bellard | |
429 | dff38e7b | bellard | /* check alarm */
|
430 | eea86673 | Paolo Bonzini | if (((s->cmos_data[RTC_SECONDS_ALARM] & 0xc0) == 0xc0 || |
431 | eea86673 | Paolo Bonzini | rtc_from_bcd(s, s->cmos_data[RTC_SECONDS_ALARM]) == s->current_tm.tm_sec) && |
432 | eea86673 | Paolo Bonzini | ((s->cmos_data[RTC_MINUTES_ALARM] & 0xc0) == 0xc0 || |
433 | eea86673 | Paolo Bonzini | rtc_from_bcd(s, s->cmos_data[RTC_MINUTES_ALARM]) == s->current_tm.tm_min) && |
434 | eea86673 | Paolo Bonzini | ((s->cmos_data[RTC_HOURS_ALARM] & 0xc0) == 0xc0 || |
435 | eea86673 | Paolo Bonzini | rtc_from_bcd(s, s->cmos_data[RTC_HOURS_ALARM]) == s->current_tm.tm_hour)) { |
436 | eea86673 | Paolo Bonzini | |
437 | eea86673 | Paolo Bonzini | s->cmos_data[RTC_REG_C] |= REG_C_AF; |
438 | eea86673 | Paolo Bonzini | if (s->cmos_data[RTC_REG_B] & REG_B_AIE) {
|
439 | 7d932dfd | Jan Kiszka | qemu_irq_raise(s->irq); |
440 | eea86673 | Paolo Bonzini | s->cmos_data[RTC_REG_C] |= REG_C_IRQF; |
441 | dff38e7b | bellard | } |
442 | dff38e7b | bellard | } |
443 | dff38e7b | bellard | |
444 | dff38e7b | bellard | /* update ended interrupt */
|
445 | 98815437 | Bernhard Kauer | s->cmos_data[RTC_REG_C] |= REG_C_UF; |
446 | dff38e7b | bellard | if (s->cmos_data[RTC_REG_B] & REG_B_UIE) {
|
447 | 7d932dfd | Jan Kiszka | s->cmos_data[RTC_REG_C] |= REG_C_IRQF; |
448 | 7d932dfd | Jan Kiszka | qemu_irq_raise(s->irq); |
449 | dff38e7b | bellard | } |
450 | dff38e7b | bellard | |
451 | dff38e7b | bellard | /* clear update in progress bit */
|
452 | dff38e7b | bellard | s->cmos_data[RTC_REG_A] &= ~REG_A_UIP; |
453 | dff38e7b | bellard | |
454 | 6ee093c9 | Juan Quintela | s->next_second_time += get_ticks_per_sec(); |
455 | dff38e7b | bellard | qemu_mod_timer(s->second_timer, s->next_second_time); |
456 | 80cabfad | bellard | } |
457 | 80cabfad | bellard | |
458 | b41a2cd1 | bellard | static uint32_t cmos_ioport_read(void *opaque, uint32_t addr) |
459 | 80cabfad | bellard | { |
460 | b41a2cd1 | bellard | RTCState *s = opaque; |
461 | 80cabfad | bellard | int ret;
|
462 | 80cabfad | bellard | if ((addr & 1) == 0) { |
463 | 80cabfad | bellard | return 0xff; |
464 | 80cabfad | bellard | } else {
|
465 | 80cabfad | bellard | switch(s->cmos_index) {
|
466 | 80cabfad | bellard | case RTC_SECONDS:
|
467 | 80cabfad | bellard | case RTC_MINUTES:
|
468 | 80cabfad | bellard | case RTC_HOURS:
|
469 | 80cabfad | bellard | case RTC_DAY_OF_WEEK:
|
470 | 80cabfad | bellard | case RTC_DAY_OF_MONTH:
|
471 | 80cabfad | bellard | case RTC_MONTH:
|
472 | 80cabfad | bellard | case RTC_YEAR:
|
473 | 80cabfad | bellard | ret = s->cmos_data[s->cmos_index]; |
474 | 80cabfad | bellard | break;
|
475 | 80cabfad | bellard | case RTC_REG_A:
|
476 | 80cabfad | bellard | ret = s->cmos_data[s->cmos_index]; |
477 | 80cabfad | bellard | break;
|
478 | 80cabfad | bellard | case RTC_REG_C:
|
479 | 80cabfad | bellard | ret = s->cmos_data[s->cmos_index]; |
480 | d537cf6c | pbrook | qemu_irq_lower(s->irq); |
481 | fbc15e27 | Paolo Bonzini | s->cmos_data[RTC_REG_C] = 0x00;
|
482 | ba32edab | Gleb Natapov | #ifdef TARGET_I386
|
483 | ba32edab | Gleb Natapov | if(s->irq_coalesced &&
|
484 | fbc15e27 | Paolo Bonzini | (s->cmos_data[RTC_REG_B] & REG_B_PIE) && |
485 | ba32edab | Gleb Natapov | s->irq_reinject_on_ack_count < RTC_REINJECT_ON_ACK_COUNT) { |
486 | ba32edab | Gleb Natapov | s->irq_reinject_on_ack_count++; |
487 | fbc15e27 | Paolo Bonzini | s->cmos_data[RTC_REG_C] |= REG_C_IRQF | REG_C_PF; |
488 | ba32edab | Gleb Natapov | apic_reset_irq_delivered(); |
489 | aa6f63ff | Blue Swirl | DPRINTF_C("cmos: injecting on ack\n");
|
490 | ba32edab | Gleb Natapov | qemu_irq_raise(s->irq); |
491 | aa6f63ff | Blue Swirl | if (apic_get_irq_delivered()) {
|
492 | ba32edab | Gleb Natapov | s->irq_coalesced--; |
493 | aa6f63ff | Blue Swirl | DPRINTF_C("cmos: coalesced irqs decreased to %d\n",
|
494 | aa6f63ff | Blue Swirl | s->irq_coalesced); |
495 | aa6f63ff | Blue Swirl | } |
496 | ba32edab | Gleb Natapov | } |
497 | ba32edab | Gleb Natapov | #endif
|
498 | 80cabfad | bellard | break;
|
499 | 80cabfad | bellard | default:
|
500 | 80cabfad | bellard | ret = s->cmos_data[s->cmos_index]; |
501 | 80cabfad | bellard | break;
|
502 | 80cabfad | bellard | } |
503 | ec51e364 | Isaku Yamahata | CMOS_DPRINTF("cmos: read index=0x%02x val=0x%02x\n",
|
504 | ec51e364 | Isaku Yamahata | s->cmos_index, ret); |
505 | 80cabfad | bellard | return ret;
|
506 | 80cabfad | bellard | } |
507 | 80cabfad | bellard | } |
508 | 80cabfad | bellard | |
509 | 1d914fa0 | Isaku Yamahata | void rtc_set_memory(ISADevice *dev, int addr, int val) |
510 | dff38e7b | bellard | { |
511 | 1d914fa0 | Isaku Yamahata | RTCState *s = DO_UPCAST(RTCState, dev, dev); |
512 | dff38e7b | bellard | if (addr >= 0 && addr <= 127) |
513 | dff38e7b | bellard | s->cmos_data[addr] = val; |
514 | dff38e7b | bellard | } |
515 | dff38e7b | bellard | |
516 | 1d914fa0 | Isaku Yamahata | void rtc_set_date(ISADevice *dev, const struct tm *tm) |
517 | dff38e7b | bellard | { |
518 | 1d914fa0 | Isaku Yamahata | RTCState *s = DO_UPCAST(RTCState, dev, dev); |
519 | 43f493af | bellard | s->current_tm = *tm; |
520 | dff38e7b | bellard | rtc_copy_date(s); |
521 | dff38e7b | bellard | } |
522 | dff38e7b | bellard | |
523 | ea55ffb3 | ths | /* PC cmos mappings */
|
524 | ea55ffb3 | ths | #define REG_IBM_CENTURY_BYTE 0x32 |
525 | ea55ffb3 | ths | #define REG_IBM_PS2_CENTURY_BYTE 0x37 |
526 | ea55ffb3 | ths | |
527 | 1d914fa0 | Isaku Yamahata | static void rtc_set_date_from_host(ISADevice *dev) |
528 | ea55ffb3 | ths | { |
529 | 1d914fa0 | Isaku Yamahata | RTCState *s = DO_UPCAST(RTCState, dev, dev); |
530 | f6503059 | balrog | struct tm tm;
|
531 | ea55ffb3 | ths | int val;
|
532 | ea55ffb3 | ths | |
533 | ea55ffb3 | ths | /* set the CMOS date */
|
534 | f6503059 | balrog | qemu_get_timedate(&tm, 0);
|
535 | 1d914fa0 | Isaku Yamahata | rtc_set_date(dev, &tm); |
536 | ea55ffb3 | ths | |
537 | abd0c6bd | Paul Brook | val = rtc_to_bcd(s, (tm.tm_year / 100) + 19); |
538 | 1d914fa0 | Isaku Yamahata | rtc_set_memory(dev, REG_IBM_CENTURY_BYTE, val); |
539 | 1d914fa0 | Isaku Yamahata | rtc_set_memory(dev, REG_IBM_PS2_CENTURY_BYTE, val); |
540 | ea55ffb3 | ths | } |
541 | ea55ffb3 | ths | |
542 | 6b075b8a | Juan Quintela | static int rtc_post_load(void *opaque, int version_id) |
543 | 80cabfad | bellard | { |
544 | 6b075b8a | Juan Quintela | #ifdef TARGET_I386
|
545 | dff38e7b | bellard | RTCState *s = opaque; |
546 | dff38e7b | bellard | |
547 | 048c74c4 | Juan Quintela | if (version_id >= 2) { |
548 | 433acf0d | Jan Kiszka | if (s->lost_tick_policy == LOST_TICK_SLEW) {
|
549 | 048c74c4 | Juan Quintela | rtc_coalesced_timer_update(s); |
550 | 048c74c4 | Juan Quintela | } |
551 | 048c74c4 | Juan Quintela | } |
552 | 6b075b8a | Juan Quintela | #endif
|
553 | 73822ec8 | aliguori | return 0; |
554 | 73822ec8 | aliguori | } |
555 | 73822ec8 | aliguori | |
556 | 6b075b8a | Juan Quintela | static const VMStateDescription vmstate_rtc = { |
557 | 6b075b8a | Juan Quintela | .name = "mc146818rtc",
|
558 | 6b075b8a | Juan Quintela | .version_id = 2,
|
559 | 6b075b8a | Juan Quintela | .minimum_version_id = 1,
|
560 | 6b075b8a | Juan Quintela | .minimum_version_id_old = 1,
|
561 | 6b075b8a | Juan Quintela | .post_load = rtc_post_load, |
562 | 6b075b8a | Juan Quintela | .fields = (VMStateField []) { |
563 | 6b075b8a | Juan Quintela | VMSTATE_BUFFER(cmos_data, RTCState), |
564 | 6b075b8a | Juan Quintela | VMSTATE_UINT8(cmos_index, RTCState), |
565 | 6b075b8a | Juan Quintela | VMSTATE_INT32(current_tm.tm_sec, RTCState), |
566 | 6b075b8a | Juan Quintela | VMSTATE_INT32(current_tm.tm_min, RTCState), |
567 | 6b075b8a | Juan Quintela | VMSTATE_INT32(current_tm.tm_hour, RTCState), |
568 | 6b075b8a | Juan Quintela | VMSTATE_INT32(current_tm.tm_wday, RTCState), |
569 | 6b075b8a | Juan Quintela | VMSTATE_INT32(current_tm.tm_mday, RTCState), |
570 | 6b075b8a | Juan Quintela | VMSTATE_INT32(current_tm.tm_mon, RTCState), |
571 | 6b075b8a | Juan Quintela | VMSTATE_INT32(current_tm.tm_year, RTCState), |
572 | 6b075b8a | Juan Quintela | VMSTATE_TIMER(periodic_timer, RTCState), |
573 | 6b075b8a | Juan Quintela | VMSTATE_INT64(next_periodic_time, RTCState), |
574 | 6b075b8a | Juan Quintela | VMSTATE_INT64(next_second_time, RTCState), |
575 | 6b075b8a | Juan Quintela | VMSTATE_TIMER(second_timer, RTCState), |
576 | 6b075b8a | Juan Quintela | VMSTATE_TIMER(second_timer2, RTCState), |
577 | 6b075b8a | Juan Quintela | VMSTATE_UINT32_V(irq_coalesced, RTCState, 2),
|
578 | 6b075b8a | Juan Quintela | VMSTATE_UINT32_V(period, RTCState, 2),
|
579 | 6b075b8a | Juan Quintela | VMSTATE_END_OF_LIST() |
580 | 6b075b8a | Juan Quintela | } |
581 | 6b075b8a | Juan Quintela | }; |
582 | 6b075b8a | Juan Quintela | |
583 | 17604dac | Jan Kiszka | static void rtc_notify_clock_reset(Notifier *notifier, void *data) |
584 | 17604dac | Jan Kiszka | { |
585 | 17604dac | Jan Kiszka | RTCState *s = container_of(notifier, RTCState, clock_reset_notifier); |
586 | 17604dac | Jan Kiszka | int64_t now = *(int64_t *)data; |
587 | 17604dac | Jan Kiszka | |
588 | 17604dac | Jan Kiszka | rtc_set_date_from_host(&s->dev); |
589 | 17604dac | Jan Kiszka | s->next_second_time = now + (get_ticks_per_sec() * 99) / 100; |
590 | 17604dac | Jan Kiszka | qemu_mod_timer(s->second_timer2, s->next_second_time); |
591 | 17604dac | Jan Kiszka | rtc_timer_update(s, now); |
592 | 17604dac | Jan Kiszka | #ifdef TARGET_I386
|
593 | 433acf0d | Jan Kiszka | if (s->lost_tick_policy == LOST_TICK_SLEW) {
|
594 | 17604dac | Jan Kiszka | rtc_coalesced_timer_update(s); |
595 | 17604dac | Jan Kiszka | } |
596 | 17604dac | Jan Kiszka | #endif
|
597 | 17604dac | Jan Kiszka | } |
598 | 17604dac | Jan Kiszka | |
599 | eeb7c03c | Gleb Natapov | static void rtc_reset(void *opaque) |
600 | eeb7c03c | Gleb Natapov | { |
601 | eeb7c03c | Gleb Natapov | RTCState *s = opaque; |
602 | eeb7c03c | Gleb Natapov | |
603 | 72716184 | Anthony Liguori | s->cmos_data[RTC_REG_B] &= ~(REG_B_PIE | REG_B_AIE | REG_B_SQWE); |
604 | 72716184 | Anthony Liguori | s->cmos_data[RTC_REG_C] &= ~(REG_C_UF | REG_C_IRQF | REG_C_PF | REG_C_AF); |
605 | eeb7c03c | Gleb Natapov | |
606 | 72716184 | Anthony Liguori | qemu_irq_lower(s->irq); |
607 | eeb7c03c | Gleb Natapov | |
608 | eeb7c03c | Gleb Natapov | #ifdef TARGET_I386
|
609 | 433acf0d | Jan Kiszka | if (s->lost_tick_policy == LOST_TICK_SLEW) {
|
610 | 433acf0d | Jan Kiszka | s->irq_coalesced = 0;
|
611 | 433acf0d | Jan Kiszka | } |
612 | eeb7c03c | Gleb Natapov | #endif
|
613 | eeb7c03c | Gleb Natapov | } |
614 | eeb7c03c | Gleb Natapov | |
615 | b2c5009b | Richard Henderson | static const MemoryRegionPortio cmos_portio[] = { |
616 | b2c5009b | Richard Henderson | {0, 2, 1, .read = cmos_ioport_read, .write = cmos_ioport_write }, |
617 | b2c5009b | Richard Henderson | PORTIO_END_OF_LIST(), |
618 | b2c5009b | Richard Henderson | }; |
619 | b2c5009b | Richard Henderson | |
620 | b2c5009b | Richard Henderson | static const MemoryRegionOps cmos_ops = { |
621 | b2c5009b | Richard Henderson | .old_portio = cmos_portio |
622 | b2c5009b | Richard Henderson | }; |
623 | b2c5009b | Richard Henderson | |
624 | 18297050 | Anthony Liguori | // FIXME add int32 visitor
|
625 | 18297050 | Anthony Liguori | static void visit_type_int32(Visitor *v, int *value, const char *name, Error **errp) |
626 | 18297050 | Anthony Liguori | { |
627 | 18297050 | Anthony Liguori | int64_t val = *value; |
628 | 18297050 | Anthony Liguori | visit_type_int(v, &val, name, errp); |
629 | 18297050 | Anthony Liguori | } |
630 | 18297050 | Anthony Liguori | |
631 | 57c9fafe | Anthony Liguori | static void rtc_get_date(Object *obj, Visitor *v, void *opaque, |
632 | 18297050 | Anthony Liguori | const char *name, Error **errp) |
633 | 18297050 | Anthony Liguori | { |
634 | 57c9fafe | Anthony Liguori | ISADevice *isa = ISA_DEVICE(obj); |
635 | 18297050 | Anthony Liguori | RTCState *s = DO_UPCAST(RTCState, dev, isa); |
636 | 18297050 | Anthony Liguori | |
637 | 18297050 | Anthony Liguori | visit_start_struct(v, NULL, "struct tm", name, 0, errp); |
638 | 18297050 | Anthony Liguori | visit_type_int32(v, &s->current_tm.tm_year, "tm_year", errp);
|
639 | 18297050 | Anthony Liguori | visit_type_int32(v, &s->current_tm.tm_mon, "tm_mon", errp);
|
640 | 18297050 | Anthony Liguori | visit_type_int32(v, &s->current_tm.tm_mday, "tm_mday", errp);
|
641 | 18297050 | Anthony Liguori | visit_type_int32(v, &s->current_tm.tm_hour, "tm_hour", errp);
|
642 | 18297050 | Anthony Liguori | visit_type_int32(v, &s->current_tm.tm_min, "tm_min", errp);
|
643 | 18297050 | Anthony Liguori | visit_type_int32(v, &s->current_tm.tm_sec, "tm_sec", errp);
|
644 | 18297050 | Anthony Liguori | visit_end_struct(v, errp); |
645 | 18297050 | Anthony Liguori | } |
646 | 18297050 | Anthony Liguori | |
647 | 32e0c826 | Gerd Hoffmann | static int rtc_initfn(ISADevice *dev) |
648 | dff38e7b | bellard | { |
649 | 32e0c826 | Gerd Hoffmann | RTCState *s = DO_UPCAST(RTCState, dev, dev); |
650 | 32e0c826 | Gerd Hoffmann | int base = 0x70; |
651 | 80cabfad | bellard | |
652 | 80cabfad | bellard | s->cmos_data[RTC_REG_A] = 0x26;
|
653 | 80cabfad | bellard | s->cmos_data[RTC_REG_B] = 0x02;
|
654 | 80cabfad | bellard | s->cmos_data[RTC_REG_C] = 0x00;
|
655 | 80cabfad | bellard | s->cmos_data[RTC_REG_D] = 0x80;
|
656 | 80cabfad | bellard | |
657 | 1d914fa0 | Isaku Yamahata | rtc_set_date_from_host(dev); |
658 | ea55ffb3 | ths | |
659 | 93b66569 | aliguori | #ifdef TARGET_I386
|
660 | 433acf0d | Jan Kiszka | switch (s->lost_tick_policy) {
|
661 | 433acf0d | Jan Kiszka | case LOST_TICK_SLEW:
|
662 | 6875204c | Jan Kiszka | s->coalesced_timer = |
663 | 74475455 | Paolo Bonzini | qemu_new_timer_ns(rtc_clock, rtc_coalesced_timer, s); |
664 | 433acf0d | Jan Kiszka | break;
|
665 | 433acf0d | Jan Kiszka | case LOST_TICK_DISCARD:
|
666 | 433acf0d | Jan Kiszka | break;
|
667 | 433acf0d | Jan Kiszka | default:
|
668 | 433acf0d | Jan Kiszka | return -EINVAL;
|
669 | 433acf0d | Jan Kiszka | } |
670 | 93b66569 | aliguori | #endif
|
671 | 433acf0d | Jan Kiszka | |
672 | 433acf0d | Jan Kiszka | s->periodic_timer = qemu_new_timer_ns(rtc_clock, rtc_periodic_timer, s); |
673 | 74475455 | Paolo Bonzini | s->second_timer = qemu_new_timer_ns(rtc_clock, rtc_update_second, s); |
674 | 74475455 | Paolo Bonzini | s->second_timer2 = qemu_new_timer_ns(rtc_clock, rtc_update_second2, s); |
675 | dff38e7b | bellard | |
676 | 17604dac | Jan Kiszka | s->clock_reset_notifier.notify = rtc_notify_clock_reset; |
677 | 17604dac | Jan Kiszka | qemu_register_clock_reset_notifier(rtc_clock, &s->clock_reset_notifier); |
678 | 17604dac | Jan Kiszka | |
679 | 6875204c | Jan Kiszka | s->next_second_time = |
680 | 74475455 | Paolo Bonzini | qemu_get_clock_ns(rtc_clock) + (get_ticks_per_sec() * 99) / 100; |
681 | dff38e7b | bellard | qemu_mod_timer(s->second_timer2, s->next_second_time); |
682 | dff38e7b | bellard | |
683 | b2c5009b | Richard Henderson | memory_region_init_io(&s->io, &cmos_ops, s, "rtc", 2); |
684 | b2c5009b | Richard Henderson | isa_register_ioport(dev, &s->io, base); |
685 | dff38e7b | bellard | |
686 | dc683910 | Jan Kiszka | qdev_set_legacy_instance_id(&dev->qdev, base, 2);
|
687 | a08d4367 | Jan Kiszka | qemu_register_reset(rtc_reset, s); |
688 | 18297050 | Anthony Liguori | |
689 | 57c9fafe | Anthony Liguori | object_property_add(OBJECT(s), "date", "struct tm", |
690 | 57c9fafe | Anthony Liguori | rtc_get_date, NULL, NULL, s, NULL); |
691 | 18297050 | Anthony Liguori | |
692 | 32e0c826 | Gerd Hoffmann | return 0; |
693 | 32e0c826 | Gerd Hoffmann | } |
694 | 32e0c826 | Gerd Hoffmann | |
695 | 48a18b3c | Hervé Poussineau | ISADevice *rtc_init(ISABus *bus, int base_year, qemu_irq intercept_irq)
|
696 | 32e0c826 | Gerd Hoffmann | { |
697 | 32e0c826 | Gerd Hoffmann | ISADevice *dev; |
698 | 7d932dfd | Jan Kiszka | RTCState *s; |
699 | eeb7c03c | Gleb Natapov | |
700 | 48a18b3c | Hervé Poussineau | dev = isa_create(bus, "mc146818rtc");
|
701 | 7d932dfd | Jan Kiszka | s = DO_UPCAST(RTCState, dev, dev); |
702 | 32e0c826 | Gerd Hoffmann | qdev_prop_set_int32(&dev->qdev, "base_year", base_year);
|
703 | e23a1b33 | Markus Armbruster | qdev_init_nofail(&dev->qdev); |
704 | 7d932dfd | Jan Kiszka | if (intercept_irq) {
|
705 | 7d932dfd | Jan Kiszka | s->irq = intercept_irq; |
706 | 7d932dfd | Jan Kiszka | } else {
|
707 | 7d932dfd | Jan Kiszka | isa_init_irq(dev, &s->irq, RTC_ISA_IRQ); |
708 | 7d932dfd | Jan Kiszka | } |
709 | 1d914fa0 | Isaku Yamahata | return dev;
|
710 | 80cabfad | bellard | } |
711 | 80cabfad | bellard | |
712 | 39bffca2 | Anthony Liguori | static Property mc146818rtc_properties[] = {
|
713 | 39bffca2 | Anthony Liguori | DEFINE_PROP_INT32("base_year", RTCState, base_year, 1980), |
714 | 39bffca2 | Anthony Liguori | DEFINE_PROP_LOSTTICKPOLICY("lost_tick_policy", RTCState,
|
715 | 39bffca2 | Anthony Liguori | lost_tick_policy, LOST_TICK_DISCARD), |
716 | 39bffca2 | Anthony Liguori | DEFINE_PROP_END_OF_LIST(), |
717 | 39bffca2 | Anthony Liguori | }; |
718 | 39bffca2 | Anthony Liguori | |
719 | 8f04ee08 | Anthony Liguori | static void rtc_class_initfn(ObjectClass *klass, void *data) |
720 | 8f04ee08 | Anthony Liguori | { |
721 | 39bffca2 | Anthony Liguori | DeviceClass *dc = DEVICE_CLASS(klass); |
722 | 8f04ee08 | Anthony Liguori | ISADeviceClass *ic = ISA_DEVICE_CLASS(klass); |
723 | 8f04ee08 | Anthony Liguori | ic->init = rtc_initfn; |
724 | 39bffca2 | Anthony Liguori | dc->no_user = 1;
|
725 | 39bffca2 | Anthony Liguori | dc->vmsd = &vmstate_rtc; |
726 | 39bffca2 | Anthony Liguori | dc->props = mc146818rtc_properties; |
727 | 8f04ee08 | Anthony Liguori | } |
728 | 8f04ee08 | Anthony Liguori | |
729 | 39bffca2 | Anthony Liguori | static TypeInfo mc146818rtc_info = {
|
730 | 39bffca2 | Anthony Liguori | .name = "mc146818rtc",
|
731 | 39bffca2 | Anthony Liguori | .parent = TYPE_ISA_DEVICE, |
732 | 39bffca2 | Anthony Liguori | .instance_size = sizeof(RTCState),
|
733 | 39bffca2 | Anthony Liguori | .class_init = rtc_class_initfn, |
734 | 32e0c826 | Gerd Hoffmann | }; |
735 | 32e0c826 | Gerd Hoffmann | |
736 | 32e0c826 | Gerd Hoffmann | static void mc146818rtc_register(void) |
737 | 100d9891 | aurel32 | { |
738 | 39bffca2 | Anthony Liguori | type_register_static(&mc146818rtc_info); |
739 | 100d9891 | aurel32 | } |
740 | 32e0c826 | Gerd Hoffmann | device_init(mc146818rtc_register) |