History | View | Annotate | Download (4.7 kB)
a15mpcore: Split off instance_init
Prepares for QOM realize.
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>Signed-off-by: Andreas Färber <andreas.faerber@web.de>
a15mpcore: Embed GICState
This covers both emulated and KVM GIC.
a15mpcore: Convert to QOM realize
Turn SysBusDevice initfn into a QOM realizefn.
a15mpcore: Prepare for QOM embedding
a15mpcore: Use qemu_get_cpu() for generic timers
This simplifies the loop and aids with refactoring of CPU list.
Requested-by: Peter Maydell <peter.maydell@linaro.org>Signed-off-by: Andreas Färber <afaerber@suse.de>
hw/cpu/a15mpcore: Wire generic timer outputs to GIC inputs
Now our A15 CPU implements the generic timers, we can wire themup to the appropriate inputs on the GIC.
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>Tested-by: Laurent Desnogues <laurent.desnogues@gmail.com>...
cpu/a15mpcore: QOM cast cleanup
Introduce type constant and cast macro and rename A15MPPrivState::busdevfield to parent_obj to enforce its use.
hw/cpu/a15mpcore: Correct default value for num-irq
The a15mpcore device claims that its default value for num-irqis the number of interrupts used by the A15MP in the vexpress-a15board. However that chip has 128 external interrupts, not 64.Since there is only one A15 based model in QEMU currently, we...
hw/c*: pass owner to memory_region_init* functions
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
memory: add owner argument to initialization functions
hw: move ARM CPU cores to hw/cpu/, configure with default-configs/