Statistics
| Branch: | Revision:

root / hw @ 327ed10f

Name Size
  9pfs
  acpi
  alpha
  arm
  audio
  block
  bt
  char
  core
  cpu
  cris
  display
  dma
  gpio
  i2c
  i386
  ide
  input
  intc
  ipack
  isa
  lm32
  m68k
  microblaze
  mips
  misc
  moxie
  net
  nvram
  openrisc
  pci
  pci-bridge
  pci-host
  pcmcia
  ppc
  s390x
  scsi
  sd
  sh4
  sparc
  sparc64
  ssi
  timer
  tpm
  unicore32
  usb
  virtio
  watchdog
  xen
  xtensa
Makefile.objs 1.3 kB

Latest revisions

# Date Author Comment
327ed10f 02/26/2014 07:20 pm Peter Maydell

target-arm: Implement AArch64 TTBR*

Implement the AArch64 TTBR* registers. For v7 these were already 64 bits
to handle LPAE, but implemented as two separate uint32_t fields.
Combine them into a single uint64_t which can be used for all purposes.
Since this requires touching every use, take the opportunity to rename...
855011be 02/26/2014 07:20 pm Christoffer Dall

hw: arm_gic_kvm: Add KVM VGIC save/restore logic

Save and restore the ARM KVM VGIC state from the kernel. We rely on
QEMU to marshal the GICState data structure and therefore simply
synchronize the kernel state with the QEMU emulated state in both
directions....
1da41cc1 02/26/2014 07:20 pm Christoffer Dall

arm: vgic device control api support

Support creating the ARM vgic device through the device control API and
setting the base address for the distributor and cpu interfaces in KVM
VMs using this API.

Because the older KVM_CREATE_IRQCHIP interface needs the irq chip to be...
cf143ad3 02/26/2014 07:19 pm Peter Maydell

hw/arm/musicpal: Remove nonexistent CDTP2, CDTP3 registers

The ethernet device in the musicpal only has two tx queues,
but we modelled it with four CTDP registers, presumably a
cut and paste from the rx queue registers. Since the tx_queue[]
array is only 2 entries long this allowed a guest to overrun...
6453fa99 02/26/2014 07:19 pm Christoffer Dall

hw/intc/arm_gic: Fix GIC_SET_LEVEL

The GIC_SET_LEVEL macro unfortunately overwrote the entire level
bitmask instead of just or'ing on the necessary bits, causing active
level PPIs on a core to clear PPIs on other cores.

Cc:
Reported-by: Rob Herring <>...
106a73b6 02/26/2014 07:19 pm Peter Maydell

hw/net/stellaris_enet: Avoid unintended sign extension

Add a cast to avoid an unintended sign extension that
would mean we returned 0xffffffff in the high 32 bits
for an IA0 read if bit 31 in the MAC address was 1.
(This is harmless since we'll only be doing 4 byte...
cba933b2 02/26/2014 07:19 pm Peter Maydell

hw/timer/arm_timer: Avoid array overrun for bad addresses

The integrator's timer read/write functions log an error for
bad addresses in guest accesses, but were falling through and
using an out of bounds array index rather than returning early.
Fix this....
fce0a826 02/26/2014 07:19 pm Peter Maydell

hw/intc/exynos4210_combiner: Don't overrun output_irq array in init

The Exynos4210 combiner has IIC_NIRQ inputs and IIC_NGRP outputs;
use the correct constant in the loop initializing our output
sysbus IRQs so that we don't overrun the output_irq[] array....
ec1efab9 02/26/2014 07:19 pm Peter Maydell

hw/misc/arm_sysctl: Fix bad boundary check on mb clock accesses

Fix incorrect use of sizeof() rather than ARRAY_SIZE() to guard
accesses into the mb_clock[] array, which was allowing a malicious
guest to overwrite the end of the array.

Signed-off-by: Peter Maydell <>...
d5001cf7 02/26/2014 06:54 am Peter Crosthwaite

xilinx: Delete hw/include/xilinx.h

This is now obsolete - remove the header and all its inclusions.

Signed-off-by: Peter Crosthwaite <>
Signed-off-by: Edgar E. Iglesias <>

View revisions

Also available in: Atom