root / target-i386 / machine.c @ 468f6581
History | View | Annotate | Download (11.1 kB)
| 1 |
#include "hw/hw.h" |
|---|---|
| 2 |
#include "hw/boards.h" |
| 3 |
#include "hw/pc.h" |
| 4 |
#include "hw/isa.h" |
| 5 |
#include "host-utils.h" |
| 6 |
|
| 7 |
#include "exec-all.h" |
| 8 |
#include "kvm.h" |
| 9 |
|
| 10 |
static const VMStateDescription vmstate_segment = { |
| 11 |
.name = "segment",
|
| 12 |
.version_id = 1,
|
| 13 |
.minimum_version_id = 1,
|
| 14 |
.minimum_version_id_old = 1,
|
| 15 |
.fields = (VMStateField []) {
|
| 16 |
VMSTATE_UINT32(selector, SegmentCache), |
| 17 |
VMSTATE_UINTTL(base, SegmentCache), |
| 18 |
VMSTATE_UINT32(limit, SegmentCache), |
| 19 |
VMSTATE_UINT32(flags, SegmentCache), |
| 20 |
VMSTATE_END_OF_LIST() |
| 21 |
} |
| 22 |
}; |
| 23 |
|
| 24 |
static void cpu_put_seg(QEMUFile *f, SegmentCache *dt) |
| 25 |
{
|
| 26 |
vmstate_save_state(f, &vmstate_segment, dt); |
| 27 |
} |
| 28 |
|
| 29 |
static void cpu_get_seg(QEMUFile *f, SegmentCache *dt) |
| 30 |
{
|
| 31 |
vmstate_load_state(f, &vmstate_segment, dt, vmstate_segment.version_id); |
| 32 |
} |
| 33 |
|
| 34 |
static void cpu_pre_save(void *opaque) |
| 35 |
{
|
| 36 |
CPUState *env = opaque; |
| 37 |
int i, bit;
|
| 38 |
|
| 39 |
cpu_synchronize_state(env); |
| 40 |
|
| 41 |
/* FPU */
|
| 42 |
env->fpus_vmstate = (env->fpus & ~0x3800) | (env->fpstt & 0x7) << 11; |
| 43 |
env->fptag_vmstate = 0;
|
| 44 |
for(i = 0; i < 8; i++) { |
| 45 |
env->fptag_vmstate |= ((!env->fptags[i]) << i); |
| 46 |
} |
| 47 |
|
| 48 |
#ifdef USE_X86LDOUBLE
|
| 49 |
env->fpregs_format_vmstate = 0;
|
| 50 |
#else
|
| 51 |
env->fpregs_format_vmstate = 1;
|
| 52 |
#endif
|
| 53 |
|
| 54 |
/* There can only be one pending IRQ set in the bitmap at a time, so try
|
| 55 |
to find it and save its number instead (-1 for none). */
|
| 56 |
env->pending_irq_vmstate = -1;
|
| 57 |
for (i = 0; i < ARRAY_SIZE(env->interrupt_bitmap); i++) { |
| 58 |
if (env->interrupt_bitmap[i]) {
|
| 59 |
bit = ctz64(env->interrupt_bitmap[i]); |
| 60 |
env->pending_irq_vmstate = i * 64 + bit;
|
| 61 |
break;
|
| 62 |
} |
| 63 |
} |
| 64 |
} |
| 65 |
|
| 66 |
void cpu_save(QEMUFile *f, void *opaque) |
| 67 |
{
|
| 68 |
CPUState *env = opaque; |
| 69 |
int i;
|
| 70 |
|
| 71 |
cpu_pre_save(opaque); |
| 72 |
|
| 73 |
for(i = 0; i < CPU_NB_REGS; i++) |
| 74 |
qemu_put_betls(f, &env->regs[i]); |
| 75 |
qemu_put_betls(f, &env->eip); |
| 76 |
qemu_put_betls(f, &env->eflags); |
| 77 |
qemu_put_be32s(f, &env->hflags); |
| 78 |
|
| 79 |
/* FPU */
|
| 80 |
qemu_put_be16s(f, &env->fpuc); |
| 81 |
qemu_put_be16s(f, &env->fpus_vmstate); |
| 82 |
qemu_put_be16s(f, &env->fptag_vmstate); |
| 83 |
|
| 84 |
qemu_put_be16s(f, &env->fpregs_format_vmstate); |
| 85 |
|
| 86 |
for(i = 0; i < 8; i++) { |
| 87 |
#ifdef USE_X86LDOUBLE
|
| 88 |
{
|
| 89 |
uint64_t mant; |
| 90 |
uint16_t exp; |
| 91 |
/* we save the real CPU data (in case of MMX usage only 'mant'
|
| 92 |
contains the MMX register */
|
| 93 |
cpu_get_fp80(&mant, &exp, env->fpregs[i].d); |
| 94 |
qemu_put_be64(f, mant); |
| 95 |
qemu_put_be16(f, exp); |
| 96 |
} |
| 97 |
#else
|
| 98 |
/* if we use doubles for float emulation, we save the doubles to
|
| 99 |
avoid losing information in case of MMX usage. It can give
|
| 100 |
problems if the image is restored on a CPU where long
|
| 101 |
doubles are used instead. */
|
| 102 |
qemu_put_be64(f, env->fpregs[i].mmx.MMX_Q(0));
|
| 103 |
#endif
|
| 104 |
} |
| 105 |
|
| 106 |
for(i = 0; i < 6; i++) |
| 107 |
cpu_put_seg(f, &env->segs[i]); |
| 108 |
cpu_put_seg(f, &env->ldt); |
| 109 |
cpu_put_seg(f, &env->tr); |
| 110 |
cpu_put_seg(f, &env->gdt); |
| 111 |
cpu_put_seg(f, &env->idt); |
| 112 |
|
| 113 |
qemu_put_be32s(f, &env->sysenter_cs); |
| 114 |
qemu_put_betls(f, &env->sysenter_esp); |
| 115 |
qemu_put_betls(f, &env->sysenter_eip); |
| 116 |
|
| 117 |
qemu_put_betls(f, &env->cr[0]);
|
| 118 |
qemu_put_betls(f, &env->cr[2]);
|
| 119 |
qemu_put_betls(f, &env->cr[3]);
|
| 120 |
qemu_put_betls(f, &env->cr[4]);
|
| 121 |
|
| 122 |
for(i = 0; i < 8; i++) |
| 123 |
qemu_put_betls(f, &env->dr[i]); |
| 124 |
|
| 125 |
/* MMU */
|
| 126 |
qemu_put_sbe32s(f, &env->a20_mask); |
| 127 |
|
| 128 |
/* XMM */
|
| 129 |
qemu_put_be32s(f, &env->mxcsr); |
| 130 |
for(i = 0; i < CPU_NB_REGS; i++) { |
| 131 |
qemu_put_be64s(f, &env->xmm_regs[i].XMM_Q(0));
|
| 132 |
qemu_put_be64s(f, &env->xmm_regs[i].XMM_Q(1));
|
| 133 |
} |
| 134 |
|
| 135 |
#ifdef TARGET_X86_64
|
| 136 |
qemu_put_be64s(f, &env->efer); |
| 137 |
qemu_put_be64s(f, &env->star); |
| 138 |
qemu_put_be64s(f, &env->lstar); |
| 139 |
qemu_put_be64s(f, &env->cstar); |
| 140 |
qemu_put_be64s(f, &env->fmask); |
| 141 |
qemu_put_be64s(f, &env->kernelgsbase); |
| 142 |
#endif
|
| 143 |
qemu_put_be32s(f, &env->smbase); |
| 144 |
|
| 145 |
qemu_put_be64s(f, &env->pat); |
| 146 |
qemu_put_be32s(f, &env->hflags2); |
| 147 |
|
| 148 |
qemu_put_be64s(f, &env->vm_hsave); |
| 149 |
qemu_put_be64s(f, &env->vm_vmcb); |
| 150 |
qemu_put_be64s(f, &env->tsc_offset); |
| 151 |
qemu_put_be64s(f, &env->intercept); |
| 152 |
qemu_put_be16s(f, &env->intercept_cr_read); |
| 153 |
qemu_put_be16s(f, &env->intercept_cr_write); |
| 154 |
qemu_put_be16s(f, &env->intercept_dr_read); |
| 155 |
qemu_put_be16s(f, &env->intercept_dr_write); |
| 156 |
qemu_put_be32s(f, &env->intercept_exceptions); |
| 157 |
qemu_put_8s(f, &env->v_tpr); |
| 158 |
|
| 159 |
/* MTRRs */
|
| 160 |
for(i = 0; i < 11; i++) |
| 161 |
qemu_put_be64s(f, &env->mtrr_fixed[i]); |
| 162 |
qemu_put_be64s(f, &env->mtrr_deftype); |
| 163 |
for(i = 0; i < 8; i++) { |
| 164 |
qemu_put_be64s(f, &env->mtrr_var[i].base); |
| 165 |
qemu_put_be64s(f, &env->mtrr_var[i].mask); |
| 166 |
} |
| 167 |
|
| 168 |
/* KVM-related states */
|
| 169 |
|
| 170 |
qemu_put_sbe32s(f, &env->pending_irq_vmstate); |
| 171 |
qemu_put_be32s(f, &env->mp_state); |
| 172 |
qemu_put_be64s(f, &env->tsc); |
| 173 |
|
| 174 |
/* MCE */
|
| 175 |
qemu_put_be64s(f, &env->mcg_cap); |
| 176 |
qemu_put_be64s(f, &env->mcg_status); |
| 177 |
qemu_put_be64s(f, &env->mcg_ctl); |
| 178 |
for (i = 0; i < MCE_BANKS_DEF * 4; i++) { |
| 179 |
qemu_put_be64s(f, &env->mce_banks[i]); |
| 180 |
} |
| 181 |
qemu_put_be64s(f, &env->tsc_aux); |
| 182 |
} |
| 183 |
|
| 184 |
#ifdef USE_X86LDOUBLE
|
| 185 |
/* XXX: add that in a FPU generic layer */
|
| 186 |
union x86_longdouble {
|
| 187 |
uint64_t mant; |
| 188 |
uint16_t exp; |
| 189 |
}; |
| 190 |
|
| 191 |
#define MANTD1(fp) (fp & ((1LL << 52) - 1)) |
| 192 |
#define EXPBIAS1 1023 |
| 193 |
#define EXPD1(fp) ((fp >> 52) & 0x7FF) |
| 194 |
#define SIGND1(fp) ((fp >> 32) & 0x80000000) |
| 195 |
|
| 196 |
static void fp64_to_fp80(union x86_longdouble *p, uint64_t temp) |
| 197 |
{
|
| 198 |
int e;
|
| 199 |
/* mantissa */
|
| 200 |
p->mant = (MANTD1(temp) << 11) | (1LL << 63); |
| 201 |
/* exponent + sign */
|
| 202 |
e = EXPD1(temp) - EXPBIAS1 + 16383;
|
| 203 |
e |= SIGND1(temp) >> 16;
|
| 204 |
p->exp = e; |
| 205 |
} |
| 206 |
#endif
|
| 207 |
|
| 208 |
static int cpu_pre_load(void *opaque) |
| 209 |
{
|
| 210 |
CPUState *env = opaque; |
| 211 |
|
| 212 |
cpu_synchronize_state(env); |
| 213 |
return 0; |
| 214 |
} |
| 215 |
|
| 216 |
static int cpu_post_load(void *opaque, int version_id) |
| 217 |
{
|
| 218 |
CPUState *env = opaque; |
| 219 |
int i;
|
| 220 |
|
| 221 |
/* XXX: restore FPU round state */
|
| 222 |
env->fpstt = (env->fpus_vmstate >> 11) & 7; |
| 223 |
env->fpus = env->fpus_vmstate & ~0x3800;
|
| 224 |
env->fptag_vmstate ^= 0xff;
|
| 225 |
for(i = 0; i < 8; i++) { |
| 226 |
env->fptags[i] = (env->fptag_vmstate >> i) & 1;
|
| 227 |
} |
| 228 |
|
| 229 |
cpu_breakpoint_remove_all(env, BP_CPU); |
| 230 |
cpu_watchpoint_remove_all(env, BP_CPU); |
| 231 |
for (i = 0; i < 4; i++) |
| 232 |
hw_breakpoint_insert(env, i); |
| 233 |
|
| 234 |
if (version_id >= 9) { |
| 235 |
memset(&env->interrupt_bitmap, 0, sizeof(env->interrupt_bitmap)); |
| 236 |
if (env->pending_irq_vmstate >= 0) { |
| 237 |
env->interrupt_bitmap[env->pending_irq_vmstate / 64] |=
|
| 238 |
(uint64_t)1 << (env->pending_irq_vmstate % 64); |
| 239 |
} |
| 240 |
} |
| 241 |
|
| 242 |
return cpu_post_load(env, version_id);
|
| 243 |
} |
| 244 |
|
| 245 |
int cpu_load(QEMUFile *f, void *opaque, int version_id) |
| 246 |
{
|
| 247 |
CPUState *env = opaque; |
| 248 |
int i, guess_mmx;
|
| 249 |
|
| 250 |
cpu_pre_load(env); |
| 251 |
|
| 252 |
if (version_id < 3 || version_id > CPU_SAVE_VERSION) |
| 253 |
return -EINVAL;
|
| 254 |
for(i = 0; i < CPU_NB_REGS; i++) |
| 255 |
qemu_get_betls(f, &env->regs[i]); |
| 256 |
qemu_get_betls(f, &env->eip); |
| 257 |
qemu_get_betls(f, &env->eflags); |
| 258 |
qemu_get_be32s(f, &env->hflags); |
| 259 |
|
| 260 |
qemu_get_be16s(f, &env->fpuc); |
| 261 |
qemu_get_be16s(f, &env->fpus_vmstate); |
| 262 |
qemu_get_be16s(f, &env->fptag_vmstate); |
| 263 |
qemu_get_be16s(f, &env->fpregs_format_vmstate); |
| 264 |
|
| 265 |
/* NOTE: we cannot always restore the FPU state if the image come
|
| 266 |
from a host with a different 'USE_X86LDOUBLE' define. We guess
|
| 267 |
if we are in an MMX state to restore correctly in that case. */
|
| 268 |
guess_mmx = ((env->fptag_vmstate == 0xff) && (env->fpus_vmstate & 0x3800) == 0); |
| 269 |
for(i = 0; i < 8; i++) { |
| 270 |
uint64_t mant; |
| 271 |
uint16_t exp; |
| 272 |
|
| 273 |
switch(env->fpregs_format_vmstate) {
|
| 274 |
case 0: |
| 275 |
mant = qemu_get_be64(f); |
| 276 |
exp = qemu_get_be16(f); |
| 277 |
#ifdef USE_X86LDOUBLE
|
| 278 |
env->fpregs[i].d = cpu_set_fp80(mant, exp); |
| 279 |
#else
|
| 280 |
/* difficult case */
|
| 281 |
if (guess_mmx)
|
| 282 |
env->fpregs[i].mmx.MMX_Q(0) = mant;
|
| 283 |
else
|
| 284 |
env->fpregs[i].d = cpu_set_fp80(mant, exp); |
| 285 |
#endif
|
| 286 |
break;
|
| 287 |
case 1: |
| 288 |
mant = qemu_get_be64(f); |
| 289 |
#ifdef USE_X86LDOUBLE
|
| 290 |
{
|
| 291 |
union x86_longdouble *p;
|
| 292 |
/* difficult case */
|
| 293 |
p = (void *)&env->fpregs[i];
|
| 294 |
if (guess_mmx) {
|
| 295 |
p->mant = mant; |
| 296 |
p->exp = 0xffff;
|
| 297 |
} else {
|
| 298 |
fp64_to_fp80(p, mant); |
| 299 |
} |
| 300 |
} |
| 301 |
#else
|
| 302 |
env->fpregs[i].mmx.MMX_Q(0) = mant;
|
| 303 |
#endif
|
| 304 |
break;
|
| 305 |
default:
|
| 306 |
return -EINVAL;
|
| 307 |
} |
| 308 |
} |
| 309 |
|
| 310 |
for(i = 0; i < 6; i++) |
| 311 |
cpu_get_seg(f, &env->segs[i]); |
| 312 |
cpu_get_seg(f, &env->ldt); |
| 313 |
cpu_get_seg(f, &env->tr); |
| 314 |
cpu_get_seg(f, &env->gdt); |
| 315 |
cpu_get_seg(f, &env->idt); |
| 316 |
|
| 317 |
qemu_get_be32s(f, &env->sysenter_cs); |
| 318 |
if (version_id >= 7) { |
| 319 |
qemu_get_betls(f, &env->sysenter_esp); |
| 320 |
qemu_get_betls(f, &env->sysenter_eip); |
| 321 |
} else {
|
| 322 |
env->sysenter_esp = qemu_get_be32(f); |
| 323 |
env->sysenter_eip = qemu_get_be32(f); |
| 324 |
} |
| 325 |
|
| 326 |
qemu_get_betls(f, &env->cr[0]);
|
| 327 |
qemu_get_betls(f, &env->cr[2]);
|
| 328 |
qemu_get_betls(f, &env->cr[3]);
|
| 329 |
qemu_get_betls(f, &env->cr[4]);
|
| 330 |
|
| 331 |
for(i = 0; i < 8; i++) |
| 332 |
qemu_get_betls(f, &env->dr[i]); |
| 333 |
|
| 334 |
qemu_get_sbe32s(f, &env->a20_mask); |
| 335 |
|
| 336 |
qemu_get_be32s(f, &env->mxcsr); |
| 337 |
for(i = 0; i < CPU_NB_REGS; i++) { |
| 338 |
qemu_get_be64s(f, &env->xmm_regs[i].XMM_Q(0));
|
| 339 |
qemu_get_be64s(f, &env->xmm_regs[i].XMM_Q(1));
|
| 340 |
} |
| 341 |
|
| 342 |
#ifdef TARGET_X86_64
|
| 343 |
qemu_get_be64s(f, &env->efer); |
| 344 |
qemu_get_be64s(f, &env->star); |
| 345 |
qemu_get_be64s(f, &env->lstar); |
| 346 |
qemu_get_be64s(f, &env->cstar); |
| 347 |
qemu_get_be64s(f, &env->fmask); |
| 348 |
qemu_get_be64s(f, &env->kernelgsbase); |
| 349 |
#endif
|
| 350 |
if (version_id >= 4) { |
| 351 |
qemu_get_be32s(f, &env->smbase); |
| 352 |
} |
| 353 |
if (version_id >= 5) { |
| 354 |
qemu_get_be64s(f, &env->pat); |
| 355 |
qemu_get_be32s(f, &env->hflags2); |
| 356 |
if (version_id < 6) |
| 357 |
qemu_get_be32s(f, &env->halted); |
| 358 |
|
| 359 |
qemu_get_be64s(f, &env->vm_hsave); |
| 360 |
qemu_get_be64s(f, &env->vm_vmcb); |
| 361 |
qemu_get_be64s(f, &env->tsc_offset); |
| 362 |
qemu_get_be64s(f, &env->intercept); |
| 363 |
qemu_get_be16s(f, &env->intercept_cr_read); |
| 364 |
qemu_get_be16s(f, &env->intercept_cr_write); |
| 365 |
qemu_get_be16s(f, &env->intercept_dr_read); |
| 366 |
qemu_get_be16s(f, &env->intercept_dr_write); |
| 367 |
qemu_get_be32s(f, &env->intercept_exceptions); |
| 368 |
qemu_get_8s(f, &env->v_tpr); |
| 369 |
} |
| 370 |
|
| 371 |
if (version_id >= 8) { |
| 372 |
/* MTRRs */
|
| 373 |
for(i = 0; i < 11; i++) |
| 374 |
qemu_get_be64s(f, &env->mtrr_fixed[i]); |
| 375 |
qemu_get_be64s(f, &env->mtrr_deftype); |
| 376 |
for(i = 0; i < 8; i++) { |
| 377 |
qemu_get_be64s(f, &env->mtrr_var[i].base); |
| 378 |
qemu_get_be64s(f, &env->mtrr_var[i].mask); |
| 379 |
} |
| 380 |
} |
| 381 |
|
| 382 |
if (version_id >= 9) { |
| 383 |
qemu_get_sbe32s(f, &env->pending_irq_vmstate); |
| 384 |
qemu_get_be32s(f, &env->mp_state); |
| 385 |
qemu_get_be64s(f, &env->tsc); |
| 386 |
} |
| 387 |
|
| 388 |
if (version_id >= 10) { |
| 389 |
qemu_get_be64s(f, &env->mcg_cap); |
| 390 |
qemu_get_be64s(f, &env->mcg_status); |
| 391 |
qemu_get_be64s(f, &env->mcg_ctl); |
| 392 |
for (i = 0; i < MCE_BANKS_DEF * 4; i++) { |
| 393 |
qemu_get_be64s(f, &env->mce_banks[i]); |
| 394 |
} |
| 395 |
} |
| 396 |
|
| 397 |
if (version_id >= 11) { |
| 398 |
qemu_get_be64s(f, &env->tsc_aux); |
| 399 |
} |
| 400 |
|
| 401 |
tlb_flush(env, 1);
|
| 402 |
return 0; |
| 403 |
} |