Statistics
| Branch: | Revision:

root / target-arm @ 59af2dc8

Name Size
Makefile.objs 465 Bytes
arm-semi.c 17.2 kB
cpu-qom.h 5.9 kB
cpu.c 32.5 kB
cpu.h 38.5 kB
cpu64.c 3.7 kB
crypto_helper.c 13 kB
gdbstub.c 2.8 kB
gdbstub64.c 1.9 kB
helper-a64.c 3.1 kB
helper-a64.h 1.3 kB
helper.c 138.8 kB
helper.h 17.5 kB
iwmmxt_helper.c 24.8 kB
kvm-consts.h 3.8 kB
kvm-stub.c 437 Bytes
kvm.c 9.4 kB
kvm32.c 15.7 kB
kvm64.c 5.2 kB
kvm_arm.h 3.8 kB
machine.c 7.9 kB
neon_helper.c 52.4 kB
op_addsub.h 1.8 kB
op_helper.c 8.9 kB
translate-a64.c 117.9 kB
translate.c 366 kB
translate.h 1.9 kB

Latest revisions

# Date Author Comment
59af2dc8 01/07/2014 09:18 pm Will Newton

target-arm: Prepare VFP_CONV_FIX helpers for A64 uses

Make the VFP_CONV_FIX helpers a little more flexible in
preparation for the A64 uses. This requires two changes: * use the correct softfloat conversion function based on itype
rather than always the int32 one; this is possible now that...
d045815a 01/07/2014 09:18 pm Sergey Fedorov

target-arm: use c13_context field for CONTEXTIDR

Use c13_context field instead of c13_fcse for CONTEXTIDR register
definition.

Signed-off-by: Sergey Fedorov <>
Reviewed-by: Peter Crosthwaite <>
Reviewed-by: Peter Maydell <>...
8455bc76 01/07/2014 09:18 pm Peter Crosthwaite

target-arm: remove raw_read|write duplication

There is an inline duplication of the raw_read and raw_write function
bodies. Fix by just calling raw_read/raw_write instead.

Signed-off-by: Peter Crosthwaite <>
Reviewed-by: Peter Maydell <>...
455e1e14 01/07/2014 09:18 pm Michael S. Tsirkin

target-arm: fix build with gcc 4.8.2

commit 5ce4f35781028ce1aee3341e6002f925fdc7aaf3
"target-arm: A64: add set_pc cpu method"

introduces an array aarch64_cpus which is zero
size if this code is built without CONFIG_USER_ONLY.
In particular an attempt to iterate over this array produces a warning...
cd54be5f 01/07/2014 09:18 pm Alexander Graf

target-arm: A64: Add "Floating-point data-processing (3 source)" insns

This patch adds emulation for the "Floating-point data-processing (3 source)"
group of instructions.

Signed-off-by: Alexander Graf <>
[WN: Commit message tweak, merged single and double precision patches....
624490c3 01/07/2014 09:18 pm Alexander Graf

target-arm: A64: Add fmov (scalar, immediate) instruction

This patch adds emulation for the fmov instruction working on scalars
with an immediate payload.

Signed-off-by: Alexander Graf <>
[WN: Commit message tweak, rebase and use new infrastructure.]...
24497657 01/07/2014 09:18 pm Claudio Fontana

target-arm: A64: Add support for floating point compare

Add decoding support for C3.6.22 Floating-point compare.

Signed-off-by: Claudio Fontana <>
Signed-off-by: Peter Maydell <>
Reviewed-by: Richard Henderson <>
32ca04a6 01/07/2014 09:18 pm Claudio Fontana

target-arm: A64: Add support for floating point conditional compare

This adds decoding support for C3.6.23 FP Conditional Compare.

Signed-off-by: Claudio Fontana <>
Signed-off-by: Peter Maydell <>
Reviewed-by: Richard Henderson <>
7b2440e4 01/07/2014 09:18 pm Claudio Fontana

target-arm: A64: Add support for floating point cond select

This adds decoding support for C3.6.24 FP conditional select.

Signed-off-by: Claudio Fontana <>
Signed-off-by: Peter Maydell <>
Reviewed-by: Richard Henderson <>
f9dfa558 01/07/2014 09:18 pm Alexander Graf

target-arm: Give the FPSCR rounding modes names

When setting rounding modes we currently just hardcode the numeric values
for rounding modes in a big switch statement.

With AArch64 support coming, we will need to refer to these rounding modes
at different places throughout the code though, so let's better give them...

View revisions

Also available in: Atom