History | View | Annotate | Download (44 kB)
microblaze: Unbreak reset.
Initialize synthesis config registers at reset to cope with the newcpu_reset sequences.
Signed-off-by: Edgar E. Iglesias <edgar.iglesias@gmail.com>
gcc wants 1st static and then const
Signed-off-by: Juan Quintela <quintela@redhat.com>Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
Fix sys-queue.h conflict for good
Problem: Our file sys-queue.h is a copy of the BSD file, but there aresome additions and it's not entirely compatible. Because of that, there havebeen conflicts with system headers on BSD systems. Some hacks have beenintroduced in the commits 15cc9235840a22c289edbe064a9b3c19c5f49896,...
microblaze: Trap if QEMU finds an unknown insns.
If PVR settings enable illegal insn trap, trap when QEMU finds aninsn it knows nothing about.
microblaze: Correct prio between MMU and unaligned exceptions.
The microblaze gives MMU faults priority. For stores we stillhave a flaw that the value leaks to memory in the case of anunaligned exception.
microblaze: HW Exception fixes.
microblaze: Trap on illegal load/store sizes.
microblaze: Compute masks for alignment checks at translation time.
Thanks to Blue Swirl for reporting.Signed-off-by: Edgar E. Iglesias <edgar.iglesias@gmail.com>
microblaze: MMU shows more respect to synthesis config.
The microblaze MMU can be synthesized in different configurations.Have the MMU model show more respect to the chosen configuration.
microblaze: Trap on unaligned data accesses.
Untested...
microblaze: Trap on divizions by zero.
microblaze: Correct mfs into r0.
microblaze: Catch illegal insns and privilege violations.
Raise illegal instruction exceptions when executing instructions thatrequire units not available on the particulare microblaze configuration.
Also trap priviliege violations made by userspace.
Update to a hopefully more future proof FSF address
Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
microblaze: Add translation routines.