root / hw / xics.c @ 6618f909
History | View | Annotate | Download (12.3 kB)
1 | b5cec4c5 | David Gibson | /*
|
---|---|---|---|
2 | b5cec4c5 | David Gibson | * QEMU PowerPC pSeries Logical Partition (aka sPAPR) hardware System Emulator
|
3 | b5cec4c5 | David Gibson | *
|
4 | b5cec4c5 | David Gibson | * PAPR Virtualized Interrupt System, aka ICS/ICP aka xics
|
5 | b5cec4c5 | David Gibson | *
|
6 | b5cec4c5 | David Gibson | * Copyright (c) 2010,2011 David Gibson, IBM Corporation.
|
7 | b5cec4c5 | David Gibson | *
|
8 | b5cec4c5 | David Gibson | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
9 | b5cec4c5 | David Gibson | * of this software and associated documentation files (the "Software"), to deal
|
10 | b5cec4c5 | David Gibson | * in the Software without restriction, including without limitation the rights
|
11 | b5cec4c5 | David Gibson | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
12 | b5cec4c5 | David Gibson | * copies of the Software, and to permit persons to whom the Software is
|
13 | b5cec4c5 | David Gibson | * furnished to do so, subject to the following conditions:
|
14 | b5cec4c5 | David Gibson | *
|
15 | b5cec4c5 | David Gibson | * The above copyright notice and this permission notice shall be included in
|
16 | b5cec4c5 | David Gibson | * all copies or substantial portions of the Software.
|
17 | b5cec4c5 | David Gibson | *
|
18 | b5cec4c5 | David Gibson | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
19 | b5cec4c5 | David Gibson | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
20 | b5cec4c5 | David Gibson | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
21 | b5cec4c5 | David Gibson | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
22 | b5cec4c5 | David Gibson | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
23 | b5cec4c5 | David Gibson | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
24 | b5cec4c5 | David Gibson | * THE SOFTWARE.
|
25 | b5cec4c5 | David Gibson | *
|
26 | b5cec4c5 | David Gibson | */
|
27 | b5cec4c5 | David Gibson | |
28 | b5cec4c5 | David Gibson | #include "hw.h" |
29 | b5cec4c5 | David Gibson | #include "hw/spapr.h" |
30 | b5cec4c5 | David Gibson | #include "hw/xics.h" |
31 | b5cec4c5 | David Gibson | |
32 | b5cec4c5 | David Gibson | /*
|
33 | b5cec4c5 | David Gibson | * ICP: Presentation layer
|
34 | b5cec4c5 | David Gibson | */
|
35 | b5cec4c5 | David Gibson | |
36 | b5cec4c5 | David Gibson | struct icp_server_state {
|
37 | b5cec4c5 | David Gibson | uint32_t xirr; |
38 | b5cec4c5 | David Gibson | uint8_t pending_priority; |
39 | b5cec4c5 | David Gibson | uint8_t mfrr; |
40 | b5cec4c5 | David Gibson | qemu_irq output; |
41 | b5cec4c5 | David Gibson | }; |
42 | b5cec4c5 | David Gibson | |
43 | b5cec4c5 | David Gibson | #define XISR_MASK 0x00ffffff |
44 | b5cec4c5 | David Gibson | #define CPPR_MASK 0xff000000 |
45 | b5cec4c5 | David Gibson | |
46 | b5cec4c5 | David Gibson | #define XISR(ss) (((ss)->xirr) & XISR_MASK)
|
47 | b5cec4c5 | David Gibson | #define CPPR(ss) (((ss)->xirr) >> 24) |
48 | b5cec4c5 | David Gibson | |
49 | b5cec4c5 | David Gibson | struct ics_state;
|
50 | b5cec4c5 | David Gibson | |
51 | b5cec4c5 | David Gibson | struct icp_state {
|
52 | b5cec4c5 | David Gibson | long nr_servers;
|
53 | b5cec4c5 | David Gibson | struct icp_server_state *ss;
|
54 | b5cec4c5 | David Gibson | struct ics_state *ics;
|
55 | b5cec4c5 | David Gibson | }; |
56 | b5cec4c5 | David Gibson | |
57 | b5cec4c5 | David Gibson | static void ics_reject(struct ics_state *ics, int nr); |
58 | b5cec4c5 | David Gibson | static void ics_resend(struct ics_state *ics); |
59 | b5cec4c5 | David Gibson | static void ics_eoi(struct ics_state *ics, int nr); |
60 | b5cec4c5 | David Gibson | |
61 | b5cec4c5 | David Gibson | static void icp_check_ipi(struct icp_state *icp, int server) |
62 | b5cec4c5 | David Gibson | { |
63 | b5cec4c5 | David Gibson | struct icp_server_state *ss = icp->ss + server;
|
64 | b5cec4c5 | David Gibson | |
65 | b5cec4c5 | David Gibson | if (XISR(ss) && (ss->pending_priority <= ss->mfrr)) {
|
66 | b5cec4c5 | David Gibson | return;
|
67 | b5cec4c5 | David Gibson | } |
68 | b5cec4c5 | David Gibson | |
69 | b5cec4c5 | David Gibson | if (XISR(ss)) {
|
70 | b5cec4c5 | David Gibson | ics_reject(icp->ics, XISR(ss)); |
71 | b5cec4c5 | David Gibson | } |
72 | b5cec4c5 | David Gibson | |
73 | b5cec4c5 | David Gibson | ss->xirr = (ss->xirr & ~XISR_MASK) | XICS_IPI; |
74 | b5cec4c5 | David Gibson | ss->pending_priority = ss->mfrr; |
75 | b5cec4c5 | David Gibson | qemu_irq_raise(ss->output); |
76 | b5cec4c5 | David Gibson | } |
77 | b5cec4c5 | David Gibson | |
78 | b5cec4c5 | David Gibson | static void icp_resend(struct icp_state *icp, int server) |
79 | b5cec4c5 | David Gibson | { |
80 | b5cec4c5 | David Gibson | struct icp_server_state *ss = icp->ss + server;
|
81 | b5cec4c5 | David Gibson | |
82 | b5cec4c5 | David Gibson | if (ss->mfrr < CPPR(ss)) {
|
83 | b5cec4c5 | David Gibson | icp_check_ipi(icp, server); |
84 | b5cec4c5 | David Gibson | } |
85 | b5cec4c5 | David Gibson | ics_resend(icp->ics); |
86 | b5cec4c5 | David Gibson | } |
87 | b5cec4c5 | David Gibson | |
88 | b5cec4c5 | David Gibson | static void icp_set_cppr(struct icp_state *icp, int server, uint8_t cppr) |
89 | b5cec4c5 | David Gibson | { |
90 | b5cec4c5 | David Gibson | struct icp_server_state *ss = icp->ss + server;
|
91 | b5cec4c5 | David Gibson | uint8_t old_cppr; |
92 | b5cec4c5 | David Gibson | uint32_t old_xisr; |
93 | b5cec4c5 | David Gibson | |
94 | b5cec4c5 | David Gibson | old_cppr = CPPR(ss); |
95 | b5cec4c5 | David Gibson | ss->xirr = (ss->xirr & ~CPPR_MASK) | (cppr << 24);
|
96 | b5cec4c5 | David Gibson | |
97 | b5cec4c5 | David Gibson | if (cppr < old_cppr) {
|
98 | b5cec4c5 | David Gibson | if (XISR(ss) && (cppr <= ss->pending_priority)) {
|
99 | b5cec4c5 | David Gibson | old_xisr = XISR(ss); |
100 | b5cec4c5 | David Gibson | ss->xirr &= ~XISR_MASK; /* Clear XISR */
|
101 | b5cec4c5 | David Gibson | qemu_irq_lower(ss->output); |
102 | b5cec4c5 | David Gibson | ics_reject(icp->ics, old_xisr); |
103 | b5cec4c5 | David Gibson | } |
104 | b5cec4c5 | David Gibson | } else {
|
105 | b5cec4c5 | David Gibson | if (!XISR(ss)) {
|
106 | b5cec4c5 | David Gibson | icp_resend(icp, server); |
107 | b5cec4c5 | David Gibson | } |
108 | b5cec4c5 | David Gibson | } |
109 | b5cec4c5 | David Gibson | } |
110 | b5cec4c5 | David Gibson | |
111 | b5cec4c5 | David Gibson | static void icp_set_mfrr(struct icp_state *icp, int nr, uint8_t mfrr) |
112 | b5cec4c5 | David Gibson | { |
113 | b5cec4c5 | David Gibson | struct icp_server_state *ss = icp->ss + nr;
|
114 | b5cec4c5 | David Gibson | |
115 | b5cec4c5 | David Gibson | ss->mfrr = mfrr; |
116 | b5cec4c5 | David Gibson | if (mfrr < CPPR(ss)) {
|
117 | b5cec4c5 | David Gibson | icp_check_ipi(icp, nr); |
118 | b5cec4c5 | David Gibson | } |
119 | b5cec4c5 | David Gibson | } |
120 | b5cec4c5 | David Gibson | |
121 | b5cec4c5 | David Gibson | static uint32_t icp_accept(struct icp_server_state *ss) |
122 | b5cec4c5 | David Gibson | { |
123 | b5cec4c5 | David Gibson | uint32_t xirr; |
124 | b5cec4c5 | David Gibson | |
125 | b5cec4c5 | David Gibson | qemu_irq_lower(ss->output); |
126 | b5cec4c5 | David Gibson | xirr = ss->xirr; |
127 | b5cec4c5 | David Gibson | ss->xirr = ss->pending_priority << 24;
|
128 | b5cec4c5 | David Gibson | return xirr;
|
129 | b5cec4c5 | David Gibson | } |
130 | b5cec4c5 | David Gibson | |
131 | b5cec4c5 | David Gibson | static void icp_eoi(struct icp_state *icp, int server, uint32_t xirr) |
132 | b5cec4c5 | David Gibson | { |
133 | b5cec4c5 | David Gibson | struct icp_server_state *ss = icp->ss + server;
|
134 | b5cec4c5 | David Gibson | |
135 | b5cec4c5 | David Gibson | ics_eoi(icp->ics, xirr & XISR_MASK); |
136 | b5cec4c5 | David Gibson | /* Send EOI -> ICS */
|
137 | b5cec4c5 | David Gibson | ss->xirr = (ss->xirr & ~CPPR_MASK) | (xirr & CPPR_MASK); |
138 | b5cec4c5 | David Gibson | if (!XISR(ss)) {
|
139 | b5cec4c5 | David Gibson | icp_resend(icp, server); |
140 | b5cec4c5 | David Gibson | } |
141 | b5cec4c5 | David Gibson | } |
142 | b5cec4c5 | David Gibson | |
143 | b5cec4c5 | David Gibson | static void icp_irq(struct icp_state *icp, int server, int nr, uint8_t priority) |
144 | b5cec4c5 | David Gibson | { |
145 | b5cec4c5 | David Gibson | struct icp_server_state *ss = icp->ss + server;
|
146 | b5cec4c5 | David Gibson | |
147 | b5cec4c5 | David Gibson | if ((priority >= CPPR(ss))
|
148 | b5cec4c5 | David Gibson | || (XISR(ss) && (ss->pending_priority <= priority))) { |
149 | b5cec4c5 | David Gibson | ics_reject(icp->ics, nr); |
150 | b5cec4c5 | David Gibson | } else {
|
151 | b5cec4c5 | David Gibson | if (XISR(ss)) {
|
152 | b5cec4c5 | David Gibson | ics_reject(icp->ics, XISR(ss)); |
153 | b5cec4c5 | David Gibson | } |
154 | b5cec4c5 | David Gibson | ss->xirr = (ss->xirr & ~XISR_MASK) | (nr & XISR_MASK); |
155 | b5cec4c5 | David Gibson | ss->pending_priority = priority; |
156 | b5cec4c5 | David Gibson | qemu_irq_raise(ss->output); |
157 | b5cec4c5 | David Gibson | } |
158 | b5cec4c5 | David Gibson | } |
159 | b5cec4c5 | David Gibson | |
160 | b5cec4c5 | David Gibson | /*
|
161 | b5cec4c5 | David Gibson | * ICS: Source layer
|
162 | b5cec4c5 | David Gibson | */
|
163 | b5cec4c5 | David Gibson | |
164 | b5cec4c5 | David Gibson | struct ics_irq_state {
|
165 | b5cec4c5 | David Gibson | int server;
|
166 | b5cec4c5 | David Gibson | uint8_t priority; |
167 | b5cec4c5 | David Gibson | uint8_t saved_priority; |
168 | b5cec4c5 | David Gibson | /* int pending:1; */
|
169 | b5cec4c5 | David Gibson | /* int presented:1; */
|
170 | b5cec4c5 | David Gibson | int rejected:1; |
171 | b5cec4c5 | David Gibson | int masked_pending:1; |
172 | b5cec4c5 | David Gibson | }; |
173 | b5cec4c5 | David Gibson | |
174 | b5cec4c5 | David Gibson | struct ics_state {
|
175 | b5cec4c5 | David Gibson | int nr_irqs;
|
176 | b5cec4c5 | David Gibson | int offset;
|
177 | b5cec4c5 | David Gibson | qemu_irq *qirqs; |
178 | b5cec4c5 | David Gibson | struct ics_irq_state *irqs;
|
179 | b5cec4c5 | David Gibson | struct icp_state *icp;
|
180 | b5cec4c5 | David Gibson | }; |
181 | b5cec4c5 | David Gibson | |
182 | b5cec4c5 | David Gibson | static int ics_valid_irq(struct ics_state *ics, uint32_t nr) |
183 | b5cec4c5 | David Gibson | { |
184 | b5cec4c5 | David Gibson | return (nr >= ics->offset)
|
185 | b5cec4c5 | David Gibson | && (nr < (ics->offset + ics->nr_irqs)); |
186 | b5cec4c5 | David Gibson | } |
187 | b5cec4c5 | David Gibson | |
188 | cc67b9c8 | David Gibson | static void ics_set_irq_msi(void *opaque, int srcno, int val) |
189 | b5cec4c5 | David Gibson | { |
190 | b5cec4c5 | David Gibson | struct ics_state *ics = (struct ics_state *)opaque; |
191 | cc67b9c8 | David Gibson | struct ics_irq_state *irq = ics->irqs + srcno;
|
192 | b5cec4c5 | David Gibson | |
193 | b5cec4c5 | David Gibson | if (val) {
|
194 | b5cec4c5 | David Gibson | if (irq->priority == 0xff) { |
195 | b5cec4c5 | David Gibson | irq->masked_pending = 1;
|
196 | b5cec4c5 | David Gibson | /* masked pending */ ;
|
197 | b5cec4c5 | David Gibson | } else {
|
198 | cc67b9c8 | David Gibson | icp_irq(ics->icp, irq->server, srcno + ics->offset, irq->priority); |
199 | b5cec4c5 | David Gibson | } |
200 | b5cec4c5 | David Gibson | } |
201 | b5cec4c5 | David Gibson | } |
202 | b5cec4c5 | David Gibson | |
203 | b5cec4c5 | David Gibson | static void ics_reject_msi(struct ics_state *ics, int nr) |
204 | b5cec4c5 | David Gibson | { |
205 | b5cec4c5 | David Gibson | struct ics_irq_state *irq = ics->irqs + nr - ics->offset;
|
206 | b5cec4c5 | David Gibson | |
207 | b5cec4c5 | David Gibson | irq->rejected = 1;
|
208 | b5cec4c5 | David Gibson | } |
209 | b5cec4c5 | David Gibson | |
210 | b5cec4c5 | David Gibson | static void ics_resend_msi(struct ics_state *ics) |
211 | b5cec4c5 | David Gibson | { |
212 | b5cec4c5 | David Gibson | int i;
|
213 | b5cec4c5 | David Gibson | |
214 | b5cec4c5 | David Gibson | for (i = 0; i < ics->nr_irqs; i++) { |
215 | b5cec4c5 | David Gibson | struct ics_irq_state *irq = ics->irqs + i;
|
216 | b5cec4c5 | David Gibson | |
217 | b5cec4c5 | David Gibson | /* FIXME: filter by server#? */
|
218 | b5cec4c5 | David Gibson | if (irq->rejected) {
|
219 | b5cec4c5 | David Gibson | irq->rejected = 0;
|
220 | b5cec4c5 | David Gibson | if (irq->priority != 0xff) { |
221 | b5cec4c5 | David Gibson | icp_irq(ics->icp, irq->server, i + ics->offset, irq->priority); |
222 | b5cec4c5 | David Gibson | } |
223 | b5cec4c5 | David Gibson | } |
224 | b5cec4c5 | David Gibson | } |
225 | b5cec4c5 | David Gibson | } |
226 | b5cec4c5 | David Gibson | |
227 | b5cec4c5 | David Gibson | static void ics_write_xive_msi(struct ics_state *ics, int nr, int server, |
228 | b5cec4c5 | David Gibson | uint8_t priority) |
229 | b5cec4c5 | David Gibson | { |
230 | cc67b9c8 | David Gibson | struct ics_irq_state *irq = ics->irqs + nr - ics->offset;
|
231 | b5cec4c5 | David Gibson | |
232 | b5cec4c5 | David Gibson | irq->server = server; |
233 | b5cec4c5 | David Gibson | irq->priority = priority; |
234 | b5cec4c5 | David Gibson | |
235 | b5cec4c5 | David Gibson | if (!irq->masked_pending || (priority == 0xff)) { |
236 | b5cec4c5 | David Gibson | return;
|
237 | b5cec4c5 | David Gibson | } |
238 | b5cec4c5 | David Gibson | |
239 | b5cec4c5 | David Gibson | irq->masked_pending = 0;
|
240 | cc67b9c8 | David Gibson | icp_irq(ics->icp, server, nr, priority); |
241 | b5cec4c5 | David Gibson | } |
242 | b5cec4c5 | David Gibson | |
243 | b5cec4c5 | David Gibson | static void ics_reject(struct ics_state *ics, int nr) |
244 | b5cec4c5 | David Gibson | { |
245 | b5cec4c5 | David Gibson | ics_reject_msi(ics, nr); |
246 | b5cec4c5 | David Gibson | } |
247 | b5cec4c5 | David Gibson | |
248 | b5cec4c5 | David Gibson | static void ics_resend(struct ics_state *ics) |
249 | b5cec4c5 | David Gibson | { |
250 | b5cec4c5 | David Gibson | ics_resend_msi(ics); |
251 | b5cec4c5 | David Gibson | } |
252 | b5cec4c5 | David Gibson | |
253 | b5cec4c5 | David Gibson | static void ics_eoi(struct ics_state *ics, int nr) |
254 | b5cec4c5 | David Gibson | { |
255 | b5cec4c5 | David Gibson | } |
256 | b5cec4c5 | David Gibson | |
257 | b5cec4c5 | David Gibson | /*
|
258 | b5cec4c5 | David Gibson | * Exported functions
|
259 | b5cec4c5 | David Gibson | */
|
260 | b5cec4c5 | David Gibson | |
261 | b5cec4c5 | David Gibson | qemu_irq xics_find_qirq(struct icp_state *icp, int irq) |
262 | b5cec4c5 | David Gibson | { |
263 | b5cec4c5 | David Gibson | if ((irq < icp->ics->offset)
|
264 | b5cec4c5 | David Gibson | || (irq >= (icp->ics->offset + icp->ics->nr_irqs))) { |
265 | b5cec4c5 | David Gibson | return NULL; |
266 | b5cec4c5 | David Gibson | } |
267 | b5cec4c5 | David Gibson | |
268 | b5cec4c5 | David Gibson | return icp->ics->qirqs[irq - icp->ics->offset];
|
269 | b5cec4c5 | David Gibson | } |
270 | b5cec4c5 | David Gibson | |
271 | b5cec4c5 | David Gibson | static target_ulong h_cppr(CPUState *env, sPAPREnvironment *spapr,
|
272 | b5cec4c5 | David Gibson | target_ulong opcode, target_ulong *args) |
273 | b5cec4c5 | David Gibson | { |
274 | b5cec4c5 | David Gibson | target_ulong cppr = args[0];
|
275 | b5cec4c5 | David Gibson | |
276 | b5cec4c5 | David Gibson | icp_set_cppr(spapr->icp, env->cpu_index, cppr); |
277 | b5cec4c5 | David Gibson | return H_SUCCESS;
|
278 | b5cec4c5 | David Gibson | } |
279 | b5cec4c5 | David Gibson | |
280 | b5cec4c5 | David Gibson | static target_ulong h_ipi(CPUState *env, sPAPREnvironment *spapr,
|
281 | b5cec4c5 | David Gibson | target_ulong opcode, target_ulong *args) |
282 | b5cec4c5 | David Gibson | { |
283 | b5cec4c5 | David Gibson | target_ulong server = args[0];
|
284 | b5cec4c5 | David Gibson | target_ulong mfrr = args[1];
|
285 | b5cec4c5 | David Gibson | |
286 | b5cec4c5 | David Gibson | if (server >= spapr->icp->nr_servers) {
|
287 | b5cec4c5 | David Gibson | return H_PARAMETER;
|
288 | b5cec4c5 | David Gibson | } |
289 | b5cec4c5 | David Gibson | |
290 | b5cec4c5 | David Gibson | icp_set_mfrr(spapr->icp, server, mfrr); |
291 | b5cec4c5 | David Gibson | return H_SUCCESS;
|
292 | b5cec4c5 | David Gibson | |
293 | b5cec4c5 | David Gibson | } |
294 | b5cec4c5 | David Gibson | |
295 | b5cec4c5 | David Gibson | static target_ulong h_xirr(CPUState *env, sPAPREnvironment *spapr,
|
296 | b5cec4c5 | David Gibson | target_ulong opcode, target_ulong *args) |
297 | b5cec4c5 | David Gibson | { |
298 | b5cec4c5 | David Gibson | uint32_t xirr = icp_accept(spapr->icp->ss + env->cpu_index); |
299 | b5cec4c5 | David Gibson | |
300 | b5cec4c5 | David Gibson | args[0] = xirr;
|
301 | b5cec4c5 | David Gibson | return H_SUCCESS;
|
302 | b5cec4c5 | David Gibson | } |
303 | b5cec4c5 | David Gibson | |
304 | b5cec4c5 | David Gibson | static target_ulong h_eoi(CPUState *env, sPAPREnvironment *spapr,
|
305 | b5cec4c5 | David Gibson | target_ulong opcode, target_ulong *args) |
306 | b5cec4c5 | David Gibson | { |
307 | b5cec4c5 | David Gibson | target_ulong xirr = args[0];
|
308 | b5cec4c5 | David Gibson | |
309 | b5cec4c5 | David Gibson | icp_eoi(spapr->icp, env->cpu_index, xirr); |
310 | b5cec4c5 | David Gibson | return H_SUCCESS;
|
311 | b5cec4c5 | David Gibson | } |
312 | b5cec4c5 | David Gibson | |
313 | b5cec4c5 | David Gibson | static void rtas_set_xive(sPAPREnvironment *spapr, uint32_t token, |
314 | b5cec4c5 | David Gibson | uint32_t nargs, target_ulong args, |
315 | b5cec4c5 | David Gibson | uint32_t nret, target_ulong rets) |
316 | b5cec4c5 | David Gibson | { |
317 | b5cec4c5 | David Gibson | struct ics_state *ics = spapr->icp->ics;
|
318 | b5cec4c5 | David Gibson | uint32_t nr, server, priority; |
319 | b5cec4c5 | David Gibson | |
320 | b5cec4c5 | David Gibson | if ((nargs != 3) || (nret != 1)) { |
321 | b5cec4c5 | David Gibson | rtas_st(rets, 0, -3); |
322 | b5cec4c5 | David Gibson | return;
|
323 | b5cec4c5 | David Gibson | } |
324 | b5cec4c5 | David Gibson | |
325 | b5cec4c5 | David Gibson | nr = rtas_ld(args, 0);
|
326 | b5cec4c5 | David Gibson | server = rtas_ld(args, 1);
|
327 | b5cec4c5 | David Gibson | priority = rtas_ld(args, 2);
|
328 | b5cec4c5 | David Gibson | |
329 | b5cec4c5 | David Gibson | if (!ics_valid_irq(ics, nr) || (server >= ics->icp->nr_servers)
|
330 | b5cec4c5 | David Gibson | || (priority > 0xff)) {
|
331 | b5cec4c5 | David Gibson | rtas_st(rets, 0, -3); |
332 | b5cec4c5 | David Gibson | return;
|
333 | b5cec4c5 | David Gibson | } |
334 | b5cec4c5 | David Gibson | |
335 | cc67b9c8 | David Gibson | ics_write_xive_msi(ics, nr, server, priority); |
336 | b5cec4c5 | David Gibson | |
337 | b5cec4c5 | David Gibson | rtas_st(rets, 0, 0); /* Success */ |
338 | b5cec4c5 | David Gibson | } |
339 | b5cec4c5 | David Gibson | |
340 | b5cec4c5 | David Gibson | static void rtas_get_xive(sPAPREnvironment *spapr, uint32_t token, |
341 | b5cec4c5 | David Gibson | uint32_t nargs, target_ulong args, |
342 | b5cec4c5 | David Gibson | uint32_t nret, target_ulong rets) |
343 | b5cec4c5 | David Gibson | { |
344 | b5cec4c5 | David Gibson | struct ics_state *ics = spapr->icp->ics;
|
345 | b5cec4c5 | David Gibson | uint32_t nr; |
346 | b5cec4c5 | David Gibson | |
347 | b5cec4c5 | David Gibson | if ((nargs != 1) || (nret != 3)) { |
348 | b5cec4c5 | David Gibson | rtas_st(rets, 0, -3); |
349 | b5cec4c5 | David Gibson | return;
|
350 | b5cec4c5 | David Gibson | } |
351 | b5cec4c5 | David Gibson | |
352 | b5cec4c5 | David Gibson | nr = rtas_ld(args, 0);
|
353 | b5cec4c5 | David Gibson | |
354 | b5cec4c5 | David Gibson | if (!ics_valid_irq(ics, nr)) {
|
355 | b5cec4c5 | David Gibson | rtas_st(rets, 0, -3); |
356 | b5cec4c5 | David Gibson | return;
|
357 | b5cec4c5 | David Gibson | } |
358 | b5cec4c5 | David Gibson | |
359 | b5cec4c5 | David Gibson | rtas_st(rets, 0, 0); /* Success */ |
360 | b5cec4c5 | David Gibson | rtas_st(rets, 1, ics->irqs[nr - ics->offset].server);
|
361 | b5cec4c5 | David Gibson | rtas_st(rets, 2, ics->irqs[nr - ics->offset].priority);
|
362 | b5cec4c5 | David Gibson | } |
363 | b5cec4c5 | David Gibson | |
364 | b5cec4c5 | David Gibson | static void rtas_int_off(sPAPREnvironment *spapr, uint32_t token, |
365 | b5cec4c5 | David Gibson | uint32_t nargs, target_ulong args, |
366 | b5cec4c5 | David Gibson | uint32_t nret, target_ulong rets) |
367 | b5cec4c5 | David Gibson | { |
368 | b5cec4c5 | David Gibson | struct ics_state *ics = spapr->icp->ics;
|
369 | b5cec4c5 | David Gibson | uint32_t nr; |
370 | b5cec4c5 | David Gibson | |
371 | b5cec4c5 | David Gibson | if ((nargs != 1) || (nret != 1)) { |
372 | b5cec4c5 | David Gibson | rtas_st(rets, 0, -3); |
373 | b5cec4c5 | David Gibson | return;
|
374 | b5cec4c5 | David Gibson | } |
375 | b5cec4c5 | David Gibson | |
376 | b5cec4c5 | David Gibson | nr = rtas_ld(args, 0);
|
377 | b5cec4c5 | David Gibson | |
378 | b5cec4c5 | David Gibson | if (!ics_valid_irq(ics, nr)) {
|
379 | b5cec4c5 | David Gibson | rtas_st(rets, 0, -3); |
380 | b5cec4c5 | David Gibson | return;
|
381 | b5cec4c5 | David Gibson | } |
382 | b5cec4c5 | David Gibson | |
383 | b5cec4c5 | David Gibson | /* This is a NOP for now, since the described PAPR semantics don't
|
384 | b5cec4c5 | David Gibson | * seem to gel with what Linux does */
|
385 | b5cec4c5 | David Gibson | #if 0
|
386 | b5cec4c5 | David Gibson | struct ics_irq_state *irq = xics->irqs + (nr - xics->offset);
|
387 | b5cec4c5 | David Gibson | |
388 | b5cec4c5 | David Gibson | irq->saved_priority = irq->priority;
|
389 | cc67b9c8 | David Gibson | ics_write_xive_msi(xics, nr, irq->server, 0xff);
|
390 | b5cec4c5 | David Gibson | #endif
|
391 | b5cec4c5 | David Gibson | |
392 | b5cec4c5 | David Gibson | rtas_st(rets, 0, 0); /* Success */ |
393 | b5cec4c5 | David Gibson | } |
394 | b5cec4c5 | David Gibson | |
395 | b5cec4c5 | David Gibson | static void rtas_int_on(sPAPREnvironment *spapr, uint32_t token, |
396 | b5cec4c5 | David Gibson | uint32_t nargs, target_ulong args, |
397 | b5cec4c5 | David Gibson | uint32_t nret, target_ulong rets) |
398 | b5cec4c5 | David Gibson | { |
399 | b5cec4c5 | David Gibson | struct ics_state *ics = spapr->icp->ics;
|
400 | b5cec4c5 | David Gibson | uint32_t nr; |
401 | b5cec4c5 | David Gibson | |
402 | b5cec4c5 | David Gibson | if ((nargs != 1) || (nret != 1)) { |
403 | b5cec4c5 | David Gibson | rtas_st(rets, 0, -3); |
404 | b5cec4c5 | David Gibson | return;
|
405 | b5cec4c5 | David Gibson | } |
406 | b5cec4c5 | David Gibson | |
407 | b5cec4c5 | David Gibson | nr = rtas_ld(args, 0);
|
408 | b5cec4c5 | David Gibson | |
409 | b5cec4c5 | David Gibson | if (!ics_valid_irq(ics, nr)) {
|
410 | b5cec4c5 | David Gibson | rtas_st(rets, 0, -3); |
411 | b5cec4c5 | David Gibson | return;
|
412 | b5cec4c5 | David Gibson | } |
413 | b5cec4c5 | David Gibson | |
414 | b5cec4c5 | David Gibson | /* This is a NOP for now, since the described PAPR semantics don't
|
415 | b5cec4c5 | David Gibson | * seem to gel with what Linux does */
|
416 | b5cec4c5 | David Gibson | #if 0
|
417 | b5cec4c5 | David Gibson | struct ics_irq_state *irq = xics->irqs + (nr - xics->offset);
|
418 | b5cec4c5 | David Gibson | |
419 | cc67b9c8 | David Gibson | ics_write_xive_msi(xics, nr, irq->server, irq->saved_priority);
|
420 | b5cec4c5 | David Gibson | #endif
|
421 | b5cec4c5 | David Gibson | |
422 | b5cec4c5 | David Gibson | rtas_st(rets, 0, 0); /* Success */ |
423 | b5cec4c5 | David Gibson | } |
424 | b5cec4c5 | David Gibson | |
425 | c7a5c0c9 | David Gibson | struct icp_state *xics_system_init(int nr_irqs) |
426 | b5cec4c5 | David Gibson | { |
427 | c7a5c0c9 | David Gibson | CPUState *env; |
428 | c7a5c0c9 | David Gibson | int max_server_num;
|
429 | b5cec4c5 | David Gibson | int i;
|
430 | b5cec4c5 | David Gibson | struct icp_state *icp;
|
431 | b5cec4c5 | David Gibson | struct ics_state *ics;
|
432 | b5cec4c5 | David Gibson | |
433 | c7a5c0c9 | David Gibson | max_server_num = -1;
|
434 | c7a5c0c9 | David Gibson | for (env = first_cpu; env != NULL; env = env->next_cpu) { |
435 | c7a5c0c9 | David Gibson | if (env->cpu_index > max_server_num) {
|
436 | c7a5c0c9 | David Gibson | max_server_num = env->cpu_index; |
437 | c7a5c0c9 | David Gibson | } |
438 | c7a5c0c9 | David Gibson | } |
439 | c7a5c0c9 | David Gibson | |
440 | 7267c094 | Anthony Liguori | icp = g_malloc0(sizeof(*icp));
|
441 | c7a5c0c9 | David Gibson | icp->nr_servers = max_server_num + 1;
|
442 | 7267c094 | Anthony Liguori | icp->ss = g_malloc0(icp->nr_servers*sizeof(struct icp_server_state)); |
443 | c7a5c0c9 | David Gibson | |
444 | c7a5c0c9 | David Gibson | for (i = 0; i < icp->nr_servers; i++) { |
445 | c7a5c0c9 | David Gibson | icp->ss[i].mfrr = 0xff;
|
446 | c7a5c0c9 | David Gibson | } |
447 | b5cec4c5 | David Gibson | |
448 | c7a5c0c9 | David Gibson | for (env = first_cpu; env != NULL; env = env->next_cpu) { |
449 | c7a5c0c9 | David Gibson | struct icp_server_state *ss = &icp->ss[env->cpu_index];
|
450 | b5cec4c5 | David Gibson | |
451 | c7a5c0c9 | David Gibson | switch (PPC_INPUT(env)) {
|
452 | b5cec4c5 | David Gibson | case PPC_FLAGS_INPUT_POWER7:
|
453 | c7a5c0c9 | David Gibson | ss->output = env->irq_inputs[POWER7_INPUT_INT]; |
454 | b5cec4c5 | David Gibson | break;
|
455 | b5cec4c5 | David Gibson | |
456 | b5cec4c5 | David Gibson | case PPC_FLAGS_INPUT_970:
|
457 | c7a5c0c9 | David Gibson | ss->output = env->irq_inputs[PPC970_INPUT_INT]; |
458 | b5cec4c5 | David Gibson | break;
|
459 | b5cec4c5 | David Gibson | |
460 | b5cec4c5 | David Gibson | default:
|
461 | b5cec4c5 | David Gibson | hw_error("XICS interrupt model does not support this CPU bus "
|
462 | b5cec4c5 | David Gibson | "model\n");
|
463 | b5cec4c5 | David Gibson | exit(1);
|
464 | b5cec4c5 | David Gibson | } |
465 | b5cec4c5 | David Gibson | } |
466 | b5cec4c5 | David Gibson | |
467 | 7267c094 | Anthony Liguori | ics = g_malloc0(sizeof(*ics));
|
468 | b5cec4c5 | David Gibson | ics->nr_irqs = nr_irqs; |
469 | b5cec4c5 | David Gibson | ics->offset = 16;
|
470 | 7267c094 | Anthony Liguori | ics->irqs = g_malloc0(nr_irqs * sizeof(struct ics_irq_state)); |
471 | b5cec4c5 | David Gibson | |
472 | b5cec4c5 | David Gibson | icp->ics = ics; |
473 | b5cec4c5 | David Gibson | ics->icp = icp; |
474 | b5cec4c5 | David Gibson | |
475 | b5cec4c5 | David Gibson | for (i = 0; i < nr_irqs; i++) { |
476 | b5cec4c5 | David Gibson | ics->irqs[i].priority = 0xff;
|
477 | b5cec4c5 | David Gibson | ics->irqs[i].saved_priority = 0xff;
|
478 | b5cec4c5 | David Gibson | } |
479 | b5cec4c5 | David Gibson | |
480 | b5cec4c5 | David Gibson | ics->qirqs = qemu_allocate_irqs(ics_set_irq_msi, ics, nr_irqs); |
481 | b5cec4c5 | David Gibson | |
482 | b5cec4c5 | David Gibson | spapr_register_hypercall(H_CPPR, h_cppr); |
483 | b5cec4c5 | David Gibson | spapr_register_hypercall(H_IPI, h_ipi); |
484 | b5cec4c5 | David Gibson | spapr_register_hypercall(H_XIRR, h_xirr); |
485 | b5cec4c5 | David Gibson | spapr_register_hypercall(H_EOI, h_eoi); |
486 | b5cec4c5 | David Gibson | |
487 | b5cec4c5 | David Gibson | spapr_rtas_register("ibm,set-xive", rtas_set_xive);
|
488 | b5cec4c5 | David Gibson | spapr_rtas_register("ibm,get-xive", rtas_get_xive);
|
489 | b5cec4c5 | David Gibson | spapr_rtas_register("ibm,int-off", rtas_int_off);
|
490 | b5cec4c5 | David Gibson | spapr_rtas_register("ibm,int-on", rtas_int_on);
|
491 | b5cec4c5 | David Gibson | |
492 | b5cec4c5 | David Gibson | return icp;
|
493 | b5cec4c5 | David Gibson | } |