root / hw / piix_pci.c @ 6c009fa4
History | View | Annotate | Download (10.5 kB)
1 |
/*
|
---|---|
2 |
* QEMU i440FX/PIIX3 PCI Bridge Emulation
|
3 |
*
|
4 |
* Copyright (c) 2006 Fabrice Bellard
|
5 |
*
|
6 |
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 |
* of this software and associated documentation files (the "Software"), to deal
|
8 |
* in the Software without restriction, including without limitation the rights
|
9 |
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 |
* copies of the Software, and to permit persons to whom the Software is
|
11 |
* furnished to do so, subject to the following conditions:
|
12 |
*
|
13 |
* The above copyright notice and this permission notice shall be included in
|
14 |
* all copies or substantial portions of the Software.
|
15 |
*
|
16 |
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 |
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 |
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 |
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 |
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 |
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 |
* THE SOFTWARE.
|
23 |
*/
|
24 |
|
25 |
#include "hw.h" |
26 |
#include "pc.h" |
27 |
#include "pci.h" |
28 |
#include "isa.h" |
29 |
#include "sysbus.h" |
30 |
|
31 |
typedef uint32_t pci_addr_t;
|
32 |
#include "pci_host.h" |
33 |
|
34 |
typedef PCIHostState I440FXState;
|
35 |
|
36 |
struct PCII440FXState {
|
37 |
PCIDevice dev; |
38 |
target_phys_addr_t isa_page_descs[384 / 4]; |
39 |
uint8_t smm_enabled; |
40 |
}; |
41 |
|
42 |
static void i440fx_addr_writel(void* opaque, uint32_t addr, uint32_t val) |
43 |
{ |
44 |
I440FXState *s = opaque; |
45 |
s->config_reg = val; |
46 |
} |
47 |
|
48 |
static uint32_t i440fx_addr_readl(void* opaque, uint32_t addr) |
49 |
{ |
50 |
I440FXState *s = opaque; |
51 |
return s->config_reg;
|
52 |
} |
53 |
|
54 |
static void piix3_set_irq(qemu_irq *pic, int irq_num, int level); |
55 |
|
56 |
/* return the global irq number corresponding to a given device irq
|
57 |
pin. We could also use the bus number to have a more precise
|
58 |
mapping. */
|
59 |
static int pci_slot_get_pirq(PCIDevice *pci_dev, int irq_num) |
60 |
{ |
61 |
int slot_addend;
|
62 |
slot_addend = (pci_dev->devfn >> 3) - 1; |
63 |
return (irq_num + slot_addend) & 3; |
64 |
} |
65 |
|
66 |
static int pci_irq_levels[4]; |
67 |
|
68 |
static void update_pam(PCII440FXState *d, uint32_t start, uint32_t end, int r) |
69 |
{ |
70 |
uint32_t addr; |
71 |
|
72 |
// printf("ISA mapping %08x-0x%08x: %d\n", start, end, r);
|
73 |
switch(r) {
|
74 |
case 3: |
75 |
/* RAM */
|
76 |
cpu_register_physical_memory(start, end - start, |
77 |
start); |
78 |
break;
|
79 |
case 1: |
80 |
/* ROM (XXX: not quite correct) */
|
81 |
cpu_register_physical_memory(start, end - start, |
82 |
start | IO_MEM_ROM); |
83 |
break;
|
84 |
case 2: |
85 |
case 0: |
86 |
/* XXX: should distinguish read/write cases */
|
87 |
for(addr = start; addr < end; addr += 4096) { |
88 |
cpu_register_physical_memory(addr, 4096,
|
89 |
d->isa_page_descs[(addr - 0xa0000) >> 12]); |
90 |
} |
91 |
break;
|
92 |
} |
93 |
} |
94 |
|
95 |
static void i440fx_update_memory_mappings(PCII440FXState *d) |
96 |
{ |
97 |
int i, r;
|
98 |
uint32_t smram, addr; |
99 |
|
100 |
update_pam(d, 0xf0000, 0x100000, (d->dev.config[0x59] >> 4) & 3); |
101 |
for(i = 0; i < 12; i++) { |
102 |
r = (d->dev.config[(i >> 1) + 0x5a] >> ((i & 1) * 4)) & 3; |
103 |
update_pam(d, 0xc0000 + 0x4000 * i, 0xc0000 + 0x4000 * (i + 1), r); |
104 |
} |
105 |
smram = d->dev.config[0x72];
|
106 |
if ((d->smm_enabled && (smram & 0x08)) || (smram & 0x40)) { |
107 |
cpu_register_physical_memory(0xa0000, 0x20000, 0xa0000); |
108 |
} else {
|
109 |
for(addr = 0xa0000; addr < 0xc0000; addr += 4096) { |
110 |
cpu_register_physical_memory(addr, 4096,
|
111 |
d->isa_page_descs[(addr - 0xa0000) >> 12]); |
112 |
} |
113 |
} |
114 |
} |
115 |
|
116 |
void i440fx_set_smm(PCII440FXState *d, int val) |
117 |
{ |
118 |
val = (val != 0);
|
119 |
if (d->smm_enabled != val) {
|
120 |
d->smm_enabled = val; |
121 |
i440fx_update_memory_mappings(d); |
122 |
} |
123 |
} |
124 |
|
125 |
|
126 |
/* XXX: suppress when better memory API. We make the assumption that
|
127 |
no device (in particular the VGA) changes the memory mappings in
|
128 |
the 0xa0000-0x100000 range */
|
129 |
void i440fx_init_memory_mappings(PCII440FXState *d)
|
130 |
{ |
131 |
int i;
|
132 |
for(i = 0; i < 96; i++) { |
133 |
d->isa_page_descs[i] = cpu_get_physical_page_desc(0xa0000 + i * 0x1000); |
134 |
} |
135 |
} |
136 |
|
137 |
static void i440fx_write_config(PCIDevice *dev, |
138 |
uint32_t address, uint32_t val, int len)
|
139 |
{ |
140 |
PCII440FXState *d = DO_UPCAST(PCII440FXState, dev, dev); |
141 |
|
142 |
/* XXX: implement SMRAM.D_LOCK */
|
143 |
pci_default_write_config(dev, address, val, len); |
144 |
if ((address >= 0x59 && address <= 0x5f) || address == 0x72) |
145 |
i440fx_update_memory_mappings(d); |
146 |
} |
147 |
|
148 |
static void i440fx_save(QEMUFile* f, void *opaque) |
149 |
{ |
150 |
PCII440FXState *d = opaque; |
151 |
int i;
|
152 |
|
153 |
pci_device_save(&d->dev, f); |
154 |
qemu_put_8s(f, &d->smm_enabled); |
155 |
|
156 |
for (i = 0; i < 4; i++) |
157 |
qemu_put_be32(f, pci_irq_levels[i]); |
158 |
} |
159 |
|
160 |
static int i440fx_load(QEMUFile* f, void *opaque, int version_id) |
161 |
{ |
162 |
PCII440FXState *d = opaque; |
163 |
int ret, i;
|
164 |
|
165 |
if (version_id > 2) |
166 |
return -EINVAL;
|
167 |
ret = pci_device_load(&d->dev, f); |
168 |
if (ret < 0) |
169 |
return ret;
|
170 |
i440fx_update_memory_mappings(d); |
171 |
qemu_get_8s(f, &d->smm_enabled); |
172 |
|
173 |
if (version_id >= 2) |
174 |
for (i = 0; i < 4; i++) |
175 |
pci_irq_levels[i] = qemu_get_be32(f); |
176 |
|
177 |
return 0; |
178 |
} |
179 |
|
180 |
static int i440fx_pcihost_initfn(SysBusDevice *dev) |
181 |
{ |
182 |
I440FXState *s = FROM_SYSBUS(I440FXState, dev); |
183 |
|
184 |
register_ioport_write(0xcf8, 4, 4, i440fx_addr_writel, s); |
185 |
register_ioport_read(0xcf8, 4, 4, i440fx_addr_readl, s); |
186 |
|
187 |
register_ioport_write(0xcfc, 4, 1, pci_host_data_writeb, s); |
188 |
register_ioport_write(0xcfc, 4, 2, pci_host_data_writew, s); |
189 |
register_ioport_write(0xcfc, 4, 4, pci_host_data_writel, s); |
190 |
register_ioport_read(0xcfc, 4, 1, pci_host_data_readb, s); |
191 |
register_ioport_read(0xcfc, 4, 2, pci_host_data_readw, s); |
192 |
register_ioport_read(0xcfc, 4, 4, pci_host_data_readl, s); |
193 |
return 0; |
194 |
} |
195 |
|
196 |
static int i440fx_initfn(PCIDevice *dev) |
197 |
{ |
198 |
PCII440FXState *d = DO_UPCAST(PCII440FXState, dev, dev); |
199 |
|
200 |
pci_config_set_vendor_id(d->dev.config, PCI_VENDOR_ID_INTEL); |
201 |
pci_config_set_device_id(d->dev.config, PCI_DEVICE_ID_INTEL_82441); |
202 |
d->dev.config[0x08] = 0x02; // revision |
203 |
pci_config_set_class(d->dev.config, PCI_CLASS_BRIDGE_HOST); |
204 |
d->dev.config[PCI_HEADER_TYPE] = PCI_HEADER_TYPE_NORMAL; // header_type
|
205 |
|
206 |
d->dev.config[0x72] = 0x02; /* SMRAM */ |
207 |
|
208 |
register_savevm("I440FX", 0, 2, i440fx_save, i440fx_load, d); |
209 |
return 0; |
210 |
} |
211 |
|
212 |
PCIBus *i440fx_init(PCII440FXState **pi440fx_state, qemu_irq *pic) |
213 |
{ |
214 |
DeviceState *dev; |
215 |
PCIBus *b; |
216 |
PCIDevice *d; |
217 |
I440FXState *s; |
218 |
|
219 |
dev = qdev_create(NULL, "i440FX-pcihost"); |
220 |
s = FROM_SYSBUS(I440FXState, sysbus_from_qdev(dev)); |
221 |
b = pci_register_bus(&s->busdev.qdev, "pci.0",
|
222 |
piix3_set_irq, pci_slot_get_pirq, pic, 0, 4); |
223 |
s->bus = b; |
224 |
qdev_init(dev); |
225 |
|
226 |
d = pci_create_simple(b, 0, "i440FX"); |
227 |
*pi440fx_state = DO_UPCAST(PCII440FXState, dev, d); |
228 |
|
229 |
return b;
|
230 |
} |
231 |
|
232 |
/* PIIX3 PCI to ISA bridge */
|
233 |
|
234 |
static PCIDevice *piix3_dev;
|
235 |
|
236 |
static void piix3_set_irq(qemu_irq *pic, int irq_num, int level) |
237 |
{ |
238 |
int i, pic_irq, pic_level;
|
239 |
|
240 |
pci_irq_levels[irq_num] = level; |
241 |
|
242 |
/* now we change the pic irq level according to the piix irq mappings */
|
243 |
/* XXX: optimize */
|
244 |
pic_irq = piix3_dev->config[0x60 + irq_num];
|
245 |
if (pic_irq < 16) { |
246 |
/* The pic level is the logical OR of all the PCI irqs mapped
|
247 |
to it */
|
248 |
pic_level = 0;
|
249 |
for (i = 0; i < 4; i++) { |
250 |
if (pic_irq == piix3_dev->config[0x60 + i]) |
251 |
pic_level |= pci_irq_levels[i]; |
252 |
} |
253 |
qemu_set_irq(pic[pic_irq], pic_level); |
254 |
} |
255 |
} |
256 |
|
257 |
static void piix3_reset(void *opaque) |
258 |
{ |
259 |
PCIDevice *d = opaque; |
260 |
uint8_t *pci_conf = d->config; |
261 |
|
262 |
pci_conf[0x04] = 0x07; // master, memory and I/O |
263 |
pci_conf[0x05] = 0x00; |
264 |
pci_conf[0x06] = 0x00; |
265 |
pci_conf[0x07] = 0x02; // PCI_status_devsel_medium |
266 |
pci_conf[0x4c] = 0x4d; |
267 |
pci_conf[0x4e] = 0x03; |
268 |
pci_conf[0x4f] = 0x00; |
269 |
pci_conf[0x60] = 0x80; |
270 |
pci_conf[0x61] = 0x80; |
271 |
pci_conf[0x62] = 0x80; |
272 |
pci_conf[0x63] = 0x80; |
273 |
pci_conf[0x69] = 0x02; |
274 |
pci_conf[0x70] = 0x80; |
275 |
pci_conf[0x76] = 0x0c; |
276 |
pci_conf[0x77] = 0x0c; |
277 |
pci_conf[0x78] = 0x02; |
278 |
pci_conf[0x79] = 0x00; |
279 |
pci_conf[0x80] = 0x00; |
280 |
pci_conf[0x82] = 0x00; |
281 |
pci_conf[0xa0] = 0x08; |
282 |
pci_conf[0xa2] = 0x00; |
283 |
pci_conf[0xa3] = 0x00; |
284 |
pci_conf[0xa4] = 0x00; |
285 |
pci_conf[0xa5] = 0x00; |
286 |
pci_conf[0xa6] = 0x00; |
287 |
pci_conf[0xa7] = 0x00; |
288 |
pci_conf[0xa8] = 0x0f; |
289 |
pci_conf[0xaa] = 0x00; |
290 |
pci_conf[0xab] = 0x00; |
291 |
pci_conf[0xac] = 0x00; |
292 |
pci_conf[0xae] = 0x00; |
293 |
|
294 |
memset(pci_irq_levels, 0, sizeof(pci_irq_levels)); |
295 |
} |
296 |
|
297 |
static void piix_save(QEMUFile* f, void *opaque) |
298 |
{ |
299 |
PCIDevice *d = opaque; |
300 |
pci_device_save(d, f); |
301 |
} |
302 |
|
303 |
static int piix_load(QEMUFile* f, void *opaque, int version_id) |
304 |
{ |
305 |
PCIDevice *d = opaque; |
306 |
if (version_id != 2) |
307 |
return -EINVAL;
|
308 |
return pci_device_load(d, f);
|
309 |
} |
310 |
|
311 |
static int piix3_initfn(PCIDevice *d) |
312 |
{ |
313 |
uint8_t *pci_conf; |
314 |
|
315 |
isa_bus_new(&d->qdev); |
316 |
register_savevm("PIIX3", 0, 2, piix_save, piix_load, d); |
317 |
|
318 |
pci_conf = d->config; |
319 |
pci_config_set_vendor_id(pci_conf, PCI_VENDOR_ID_INTEL); |
320 |
pci_config_set_device_id(pci_conf, PCI_DEVICE_ID_INTEL_82371SB_0); // 82371SB PIIX3 PCI-to-ISA bridge (Step A1)
|
321 |
pci_config_set_class(pci_conf, PCI_CLASS_BRIDGE_ISA); |
322 |
pci_conf[PCI_HEADER_TYPE] = |
323 |
PCI_HEADER_TYPE_NORMAL | PCI_HEADER_TYPE_MULTI_FUNCTION; // header_type = PCI_multifunction, generic
|
324 |
|
325 |
piix3_dev = d; |
326 |
piix3_reset(d); |
327 |
qemu_register_reset(piix3_reset, d); |
328 |
return 0; |
329 |
} |
330 |
|
331 |
int piix3_init(PCIBus *bus, int devfn) |
332 |
{ |
333 |
PCIDevice *d; |
334 |
|
335 |
d = pci_create_simple(bus, devfn, "PIIX3");
|
336 |
return d->devfn;
|
337 |
} |
338 |
|
339 |
static PCIDeviceInfo i440fx_info[] = {
|
340 |
{ |
341 |
.qdev.name = "i440FX",
|
342 |
.qdev.desc = "Host bridge",
|
343 |
.qdev.size = sizeof(PCII440FXState),
|
344 |
.qdev.no_user = 1,
|
345 |
.init = i440fx_initfn, |
346 |
.config_write = i440fx_write_config, |
347 |
},{ |
348 |
.qdev.name = "PIIX3",
|
349 |
.qdev.desc = "ISA bridge",
|
350 |
.qdev.size = sizeof(PCIDevice),
|
351 |
.qdev.no_user = 1,
|
352 |
.init = piix3_initfn, |
353 |
},{ |
354 |
/* end of list */
|
355 |
} |
356 |
}; |
357 |
|
358 |
static SysBusDeviceInfo i440fx_pcihost_info = {
|
359 |
.init = i440fx_pcihost_initfn, |
360 |
.qdev.name = "i440FX-pcihost",
|
361 |
.qdev.size = sizeof(I440FXState),
|
362 |
.qdev.no_user = 1,
|
363 |
}; |
364 |
|
365 |
static void i440fx_register(void) |
366 |
{ |
367 |
sysbus_register_withprop(&i440fx_pcihost_info); |
368 |
pci_qdev_register_many(i440fx_info); |
369 |
} |
370 |
device_init(i440fx_register); |