root / hw / mc146818rtc.c @ 9077f01b
History | View | Annotate | Download (22 kB)
1 | 80cabfad | bellard | /*
|
---|---|---|---|
2 | 80cabfad | bellard | * QEMU MC146818 RTC emulation
|
3 | 5fafdf24 | ths | *
|
4 | 80cabfad | bellard | * Copyright (c) 2003-2004 Fabrice Bellard
|
5 | 5fafdf24 | ths | *
|
6 | 80cabfad | bellard | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 | 80cabfad | bellard | * of this software and associated documentation files (the "Software"), to deal
|
8 | 80cabfad | bellard | * in the Software without restriction, including without limitation the rights
|
9 | 80cabfad | bellard | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 | 80cabfad | bellard | * copies of the Software, and to permit persons to whom the Software is
|
11 | 80cabfad | bellard | * furnished to do so, subject to the following conditions:
|
12 | 80cabfad | bellard | *
|
13 | 80cabfad | bellard | * The above copyright notice and this permission notice shall be included in
|
14 | 80cabfad | bellard | * all copies or substantial portions of the Software.
|
15 | 80cabfad | bellard | *
|
16 | 80cabfad | bellard | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 | 80cabfad | bellard | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 | 80cabfad | bellard | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 | 80cabfad | bellard | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 | 80cabfad | bellard | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 | 80cabfad | bellard | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 | 80cabfad | bellard | * THE SOFTWARE.
|
23 | 80cabfad | bellard | */
|
24 | 87ecb68b | pbrook | #include "hw.h" |
25 | 87ecb68b | pbrook | #include "qemu-timer.h" |
26 | 87ecb68b | pbrook | #include "sysemu.h" |
27 | 1d914fa0 | Isaku Yamahata | #include "mc146818rtc.h" |
28 | 80cabfad | bellard | |
29 | d362e757 | Jan Kiszka | #ifdef TARGET_I386
|
30 | d362e757 | Jan Kiszka | #include "apic.h" |
31 | d362e757 | Jan Kiszka | #endif
|
32 | d362e757 | Jan Kiszka | |
33 | 80cabfad | bellard | //#define DEBUG_CMOS
|
34 | aa6f63ff | Blue Swirl | //#define DEBUG_COALESCED
|
35 | 80cabfad | bellard | |
36 | ec51e364 | Isaku Yamahata | #ifdef DEBUG_CMOS
|
37 | ec51e364 | Isaku Yamahata | # define CMOS_DPRINTF(format, ...) printf(format, ## __VA_ARGS__) |
38 | ec51e364 | Isaku Yamahata | #else
|
39 | ec51e364 | Isaku Yamahata | # define CMOS_DPRINTF(format, ...) do { } while (0) |
40 | ec51e364 | Isaku Yamahata | #endif
|
41 | ec51e364 | Isaku Yamahata | |
42 | aa6f63ff | Blue Swirl | #ifdef DEBUG_COALESCED
|
43 | aa6f63ff | Blue Swirl | # define DPRINTF_C(format, ...) printf(format, ## __VA_ARGS__) |
44 | aa6f63ff | Blue Swirl | #else
|
45 | aa6f63ff | Blue Swirl | # define DPRINTF_C(format, ...) do { } while (0) |
46 | aa6f63ff | Blue Swirl | #endif
|
47 | aa6f63ff | Blue Swirl | |
48 | dd17765b | Gleb Natapov | #define RTC_REINJECT_ON_ACK_COUNT 20 |
49 | ba32edab | Gleb Natapov | |
50 | 1d914fa0 | Isaku Yamahata | typedef struct RTCState { |
51 | 32e0c826 | Gerd Hoffmann | ISADevice dev; |
52 | b2c5009b | Richard Henderson | MemoryRegion io; |
53 | dff38e7b | bellard | uint8_t cmos_data[128];
|
54 | dff38e7b | bellard | uint8_t cmos_index; |
55 | 43f493af | bellard | struct tm current_tm;
|
56 | 32e0c826 | Gerd Hoffmann | int32_t base_year; |
57 | d537cf6c | pbrook | qemu_irq irq; |
58 | 100d9891 | aurel32 | qemu_irq sqw_irq; |
59 | 18c6e2ff | ths | int it_shift;
|
60 | dff38e7b | bellard | /* periodic timer */
|
61 | dff38e7b | bellard | QEMUTimer *periodic_timer; |
62 | dff38e7b | bellard | int64_t next_periodic_time; |
63 | dff38e7b | bellard | /* second update */
|
64 | dff38e7b | bellard | int64_t next_second_time; |
65 | ba32edab | Gleb Natapov | uint16_t irq_reinject_on_ack_count; |
66 | 73822ec8 | aliguori | uint32_t irq_coalesced; |
67 | 73822ec8 | aliguori | uint32_t period; |
68 | 93b66569 | aliguori | QEMUTimer *coalesced_timer; |
69 | dff38e7b | bellard | QEMUTimer *second_timer; |
70 | dff38e7b | bellard | QEMUTimer *second_timer2; |
71 | 17604dac | Jan Kiszka | Notifier clock_reset_notifier; |
72 | 433acf0d | Jan Kiszka | LostTickPolicy lost_tick_policy; |
73 | da98c8eb | Gerd Hoffmann | Notifier suspend_notifier; |
74 | 1d914fa0 | Isaku Yamahata | } RTCState; |
75 | dff38e7b | bellard | |
76 | dff38e7b | bellard | static void rtc_set_time(RTCState *s); |
77 | dff38e7b | bellard | static void rtc_copy_date(RTCState *s); |
78 | dff38e7b | bellard | |
79 | 93b66569 | aliguori | #ifdef TARGET_I386
|
80 | 93b66569 | aliguori | static void rtc_coalesced_timer_update(RTCState *s) |
81 | 93b66569 | aliguori | { |
82 | 93b66569 | aliguori | if (s->irq_coalesced == 0) { |
83 | 93b66569 | aliguori | qemu_del_timer(s->coalesced_timer); |
84 | 93b66569 | aliguori | } else {
|
85 | 93b66569 | aliguori | /* divide each RTC interval to 2 - 8 smaller intervals */
|
86 | 93b66569 | aliguori | int c = MIN(s->irq_coalesced, 7) + 1; |
87 | 74475455 | Paolo Bonzini | int64_t next_clock = qemu_get_clock_ns(rtc_clock) + |
88 | 6875204c | Jan Kiszka | muldiv64(s->period / c, get_ticks_per_sec(), 32768);
|
89 | 93b66569 | aliguori | qemu_mod_timer(s->coalesced_timer, next_clock); |
90 | 93b66569 | aliguori | } |
91 | 93b66569 | aliguori | } |
92 | 93b66569 | aliguori | |
93 | 93b66569 | aliguori | static void rtc_coalesced_timer(void *opaque) |
94 | 93b66569 | aliguori | { |
95 | 93b66569 | aliguori | RTCState *s = opaque; |
96 | 93b66569 | aliguori | |
97 | 93b66569 | aliguori | if (s->irq_coalesced != 0) { |
98 | 93b66569 | aliguori | apic_reset_irq_delivered(); |
99 | 93b66569 | aliguori | s->cmos_data[RTC_REG_C] |= 0xc0;
|
100 | aa6f63ff | Blue Swirl | DPRINTF_C("cmos: injecting from timer\n");
|
101 | 7d932dfd | Jan Kiszka | qemu_irq_raise(s->irq); |
102 | 93b66569 | aliguori | if (apic_get_irq_delivered()) {
|
103 | 93b66569 | aliguori | s->irq_coalesced--; |
104 | aa6f63ff | Blue Swirl | DPRINTF_C("cmos: coalesced irqs decreased to %d\n",
|
105 | aa6f63ff | Blue Swirl | s->irq_coalesced); |
106 | 93b66569 | aliguori | } |
107 | 93b66569 | aliguori | } |
108 | 93b66569 | aliguori | |
109 | 93b66569 | aliguori | rtc_coalesced_timer_update(s); |
110 | 93b66569 | aliguori | } |
111 | 93b66569 | aliguori | #endif
|
112 | 93b66569 | aliguori | |
113 | dff38e7b | bellard | static void rtc_timer_update(RTCState *s, int64_t current_time) |
114 | dff38e7b | bellard | { |
115 | dff38e7b | bellard | int period_code, period;
|
116 | dff38e7b | bellard | int64_t cur_clock, next_irq_clock; |
117 | dff38e7b | bellard | |
118 | dff38e7b | bellard | period_code = s->cmos_data[RTC_REG_A] & 0x0f;
|
119 | 100d9891 | aurel32 | if (period_code != 0 |
120 | 7d932dfd | Jan Kiszka | && ((s->cmos_data[RTC_REG_B] & REG_B_PIE) |
121 | 100d9891 | aurel32 | || ((s->cmos_data[RTC_REG_B] & REG_B_SQWE) && s->sqw_irq))) { |
122 | dff38e7b | bellard | if (period_code <= 2) |
123 | dff38e7b | bellard | period_code += 7;
|
124 | dff38e7b | bellard | /* period in 32 Khz cycles */
|
125 | dff38e7b | bellard | period = 1 << (period_code - 1); |
126 | 73822ec8 | aliguori | #ifdef TARGET_I386
|
127 | aa6f63ff | Blue Swirl | if (period != s->period) {
|
128 | 73822ec8 | aliguori | s->irq_coalesced = (s->irq_coalesced * s->period) / period; |
129 | aa6f63ff | Blue Swirl | DPRINTF_C("cmos: coalesced irqs scaled to %d\n", s->irq_coalesced);
|
130 | aa6f63ff | Blue Swirl | } |
131 | 73822ec8 | aliguori | s->period = period; |
132 | 73822ec8 | aliguori | #endif
|
133 | dff38e7b | bellard | /* compute 32 khz clock */
|
134 | 6ee093c9 | Juan Quintela | cur_clock = muldiv64(current_time, 32768, get_ticks_per_sec());
|
135 | dff38e7b | bellard | next_irq_clock = (cur_clock & ~(period - 1)) + period;
|
136 | 6875204c | Jan Kiszka | s->next_periodic_time = |
137 | 6875204c | Jan Kiszka | muldiv64(next_irq_clock, get_ticks_per_sec(), 32768) + 1; |
138 | dff38e7b | bellard | qemu_mod_timer(s->periodic_timer, s->next_periodic_time); |
139 | dff38e7b | bellard | } else {
|
140 | 73822ec8 | aliguori | #ifdef TARGET_I386
|
141 | 73822ec8 | aliguori | s->irq_coalesced = 0;
|
142 | 73822ec8 | aliguori | #endif
|
143 | dff38e7b | bellard | qemu_del_timer(s->periodic_timer); |
144 | dff38e7b | bellard | } |
145 | dff38e7b | bellard | } |
146 | dff38e7b | bellard | |
147 | dff38e7b | bellard | static void rtc_periodic_timer(void *opaque) |
148 | dff38e7b | bellard | { |
149 | dff38e7b | bellard | RTCState *s = opaque; |
150 | dff38e7b | bellard | |
151 | dff38e7b | bellard | rtc_timer_update(s, s->next_periodic_time); |
152 | 663447d4 | Paolo Bonzini | s->cmos_data[RTC_REG_C] |= REG_C_PF; |
153 | 100d9891 | aurel32 | if (s->cmos_data[RTC_REG_B] & REG_B_PIE) {
|
154 | 663447d4 | Paolo Bonzini | s->cmos_data[RTC_REG_C] |= REG_C_IRQF; |
155 | 93b66569 | aliguori | #ifdef TARGET_I386
|
156 | 433acf0d | Jan Kiszka | if (s->lost_tick_policy == LOST_TICK_SLEW) {
|
157 | ba32edab | Gleb Natapov | if (s->irq_reinject_on_ack_count >= RTC_REINJECT_ON_ACK_COUNT)
|
158 | ba32edab | Gleb Natapov | s->irq_reinject_on_ack_count = 0;
|
159 | 93b66569 | aliguori | apic_reset_irq_delivered(); |
160 | 7d932dfd | Jan Kiszka | qemu_irq_raise(s->irq); |
161 | 93b66569 | aliguori | if (!apic_get_irq_delivered()) {
|
162 | 93b66569 | aliguori | s->irq_coalesced++; |
163 | 93b66569 | aliguori | rtc_coalesced_timer_update(s); |
164 | aa6f63ff | Blue Swirl | DPRINTF_C("cmos: coalesced irqs increased to %d\n",
|
165 | aa6f63ff | Blue Swirl | s->irq_coalesced); |
166 | 93b66569 | aliguori | } |
167 | 93b66569 | aliguori | } else
|
168 | 93b66569 | aliguori | #endif
|
169 | 7d932dfd | Jan Kiszka | qemu_irq_raise(s->irq); |
170 | 100d9891 | aurel32 | } |
171 | 100d9891 | aurel32 | if (s->cmos_data[RTC_REG_B] & REG_B_SQWE) {
|
172 | 100d9891 | aurel32 | /* Not square wave at all but we don't want 2048Hz interrupts!
|
173 | 100d9891 | aurel32 | Must be seen as a pulse. */
|
174 | 100d9891 | aurel32 | qemu_irq_raise(s->sqw_irq); |
175 | 100d9891 | aurel32 | } |
176 | dff38e7b | bellard | } |
177 | 80cabfad | bellard | |
178 | b41a2cd1 | bellard | static void cmos_ioport_write(void *opaque, uint32_t addr, uint32_t data) |
179 | 80cabfad | bellard | { |
180 | b41a2cd1 | bellard | RTCState *s = opaque; |
181 | 80cabfad | bellard | |
182 | 80cabfad | bellard | if ((addr & 1) == 0) { |
183 | 80cabfad | bellard | s->cmos_index = data & 0x7f;
|
184 | 80cabfad | bellard | } else {
|
185 | ec51e364 | Isaku Yamahata | CMOS_DPRINTF("cmos: write index=0x%02x val=0x%02x\n",
|
186 | ec51e364 | Isaku Yamahata | s->cmos_index, data); |
187 | dff38e7b | bellard | switch(s->cmos_index) {
|
188 | 80cabfad | bellard | case RTC_SECONDS_ALARM:
|
189 | 80cabfad | bellard | case RTC_MINUTES_ALARM:
|
190 | 80cabfad | bellard | case RTC_HOURS_ALARM:
|
191 | 80cabfad | bellard | s->cmos_data[s->cmos_index] = data; |
192 | 80cabfad | bellard | break;
|
193 | 80cabfad | bellard | case RTC_SECONDS:
|
194 | 80cabfad | bellard | case RTC_MINUTES:
|
195 | 80cabfad | bellard | case RTC_HOURS:
|
196 | 80cabfad | bellard | case RTC_DAY_OF_WEEK:
|
197 | 80cabfad | bellard | case RTC_DAY_OF_MONTH:
|
198 | 80cabfad | bellard | case RTC_MONTH:
|
199 | 80cabfad | bellard | case RTC_YEAR:
|
200 | 80cabfad | bellard | s->cmos_data[s->cmos_index] = data; |
201 | dff38e7b | bellard | /* if in set mode, do not update the time */
|
202 | dff38e7b | bellard | if (!(s->cmos_data[RTC_REG_B] & REG_B_SET)) {
|
203 | dff38e7b | bellard | rtc_set_time(s); |
204 | dff38e7b | bellard | } |
205 | 80cabfad | bellard | break;
|
206 | 80cabfad | bellard | case RTC_REG_A:
|
207 | dff38e7b | bellard | /* UIP bit is read only */
|
208 | dff38e7b | bellard | s->cmos_data[RTC_REG_A] = (data & ~REG_A_UIP) | |
209 | dff38e7b | bellard | (s->cmos_data[RTC_REG_A] & REG_A_UIP); |
210 | 74475455 | Paolo Bonzini | rtc_timer_update(s, qemu_get_clock_ns(rtc_clock)); |
211 | dff38e7b | bellard | break;
|
212 | 80cabfad | bellard | case RTC_REG_B:
|
213 | dff38e7b | bellard | if (data & REG_B_SET) {
|
214 | dff38e7b | bellard | /* set mode: reset UIP mode */
|
215 | dff38e7b | bellard | s->cmos_data[RTC_REG_A] &= ~REG_A_UIP; |
216 | dff38e7b | bellard | data &= ~REG_B_UIE; |
217 | dff38e7b | bellard | } else {
|
218 | dff38e7b | bellard | /* if disabling set mode, update the time */
|
219 | dff38e7b | bellard | if (s->cmos_data[RTC_REG_B] & REG_B_SET) {
|
220 | dff38e7b | bellard | rtc_set_time(s); |
221 | dff38e7b | bellard | } |
222 | dff38e7b | bellard | } |
223 | 51e08f3e | Aurelien Jarno | if (((s->cmos_data[RTC_REG_B] ^ data) & (REG_B_DM | REG_B_24H)) &&
|
224 | 51e08f3e | Aurelien Jarno | !(data & REG_B_SET)) { |
225 | 51e08f3e | Aurelien Jarno | /* If the time format has changed and not in set mode,
|
226 | 51e08f3e | Aurelien Jarno | update the registers immediately. */
|
227 | 51e08f3e | Aurelien Jarno | s->cmos_data[RTC_REG_B] = data; |
228 | 51e08f3e | Aurelien Jarno | rtc_copy_date(s); |
229 | 51e08f3e | Aurelien Jarno | } else {
|
230 | 51e08f3e | Aurelien Jarno | s->cmos_data[RTC_REG_B] = data; |
231 | 51e08f3e | Aurelien Jarno | } |
232 | 74475455 | Paolo Bonzini | rtc_timer_update(s, qemu_get_clock_ns(rtc_clock)); |
233 | 80cabfad | bellard | break;
|
234 | 80cabfad | bellard | case RTC_REG_C:
|
235 | 80cabfad | bellard | case RTC_REG_D:
|
236 | 80cabfad | bellard | /* cannot write to them */
|
237 | 80cabfad | bellard | break;
|
238 | 80cabfad | bellard | default:
|
239 | 80cabfad | bellard | s->cmos_data[s->cmos_index] = data; |
240 | 80cabfad | bellard | break;
|
241 | 80cabfad | bellard | } |
242 | 80cabfad | bellard | } |
243 | 80cabfad | bellard | } |
244 | 80cabfad | bellard | |
245 | abd0c6bd | Paul Brook | static inline int rtc_to_bcd(RTCState *s, int a) |
246 | 80cabfad | bellard | { |
247 | 6f1bf24d | aurel32 | if (s->cmos_data[RTC_REG_B] & REG_B_DM) {
|
248 | dff38e7b | bellard | return a;
|
249 | dff38e7b | bellard | } else {
|
250 | dff38e7b | bellard | return ((a / 10) << 4) | (a % 10); |
251 | dff38e7b | bellard | } |
252 | 80cabfad | bellard | } |
253 | 80cabfad | bellard | |
254 | abd0c6bd | Paul Brook | static inline int rtc_from_bcd(RTCState *s, int a) |
255 | 80cabfad | bellard | { |
256 | 6f1bf24d | aurel32 | if (s->cmos_data[RTC_REG_B] & REG_B_DM) {
|
257 | dff38e7b | bellard | return a;
|
258 | dff38e7b | bellard | } else {
|
259 | dff38e7b | bellard | return ((a >> 4) * 10) + (a & 0x0f); |
260 | dff38e7b | bellard | } |
261 | dff38e7b | bellard | } |
262 | dff38e7b | bellard | |
263 | dff38e7b | bellard | static void rtc_set_time(RTCState *s) |
264 | dff38e7b | bellard | { |
265 | 43f493af | bellard | struct tm *tm = &s->current_tm;
|
266 | dff38e7b | bellard | |
267 | abd0c6bd | Paul Brook | tm->tm_sec = rtc_from_bcd(s, s->cmos_data[RTC_SECONDS]); |
268 | abd0c6bd | Paul Brook | tm->tm_min = rtc_from_bcd(s, s->cmos_data[RTC_MINUTES]); |
269 | abd0c6bd | Paul Brook | tm->tm_hour = rtc_from_bcd(s, s->cmos_data[RTC_HOURS] & 0x7f);
|
270 | 3b89eb43 | Paolo Bonzini | if (!(s->cmos_data[RTC_REG_B] & REG_B_24H)) {
|
271 | 3b89eb43 | Paolo Bonzini | tm->tm_hour %= 12;
|
272 | 3b89eb43 | Paolo Bonzini | if (s->cmos_data[RTC_HOURS] & 0x80) { |
273 | 3b89eb43 | Paolo Bonzini | tm->tm_hour += 12;
|
274 | 3b89eb43 | Paolo Bonzini | } |
275 | 43f493af | bellard | } |
276 | abd0c6bd | Paul Brook | tm->tm_wday = rtc_from_bcd(s, s->cmos_data[RTC_DAY_OF_WEEK]) - 1;
|
277 | abd0c6bd | Paul Brook | tm->tm_mday = rtc_from_bcd(s, s->cmos_data[RTC_DAY_OF_MONTH]); |
278 | abd0c6bd | Paul Brook | tm->tm_mon = rtc_from_bcd(s, s->cmos_data[RTC_MONTH]) - 1;
|
279 | abd0c6bd | Paul Brook | tm->tm_year = rtc_from_bcd(s, s->cmos_data[RTC_YEAR]) + s->base_year - 1900;
|
280 | 80cd3478 | Luiz Capitulino | |
281 | 80cd3478 | Luiz Capitulino | rtc_change_mon_event(tm); |
282 | 43f493af | bellard | } |
283 | 43f493af | bellard | |
284 | 43f493af | bellard | static void rtc_copy_date(RTCState *s) |
285 | 43f493af | bellard | { |
286 | 43f493af | bellard | const struct tm *tm = &s->current_tm; |
287 | 42fc73a1 | aurel32 | int year;
|
288 | dff38e7b | bellard | |
289 | abd0c6bd | Paul Brook | s->cmos_data[RTC_SECONDS] = rtc_to_bcd(s, tm->tm_sec); |
290 | abd0c6bd | Paul Brook | s->cmos_data[RTC_MINUTES] = rtc_to_bcd(s, tm->tm_min); |
291 | c29cd656 | Aurelien Jarno | if (s->cmos_data[RTC_REG_B] & REG_B_24H) {
|
292 | 43f493af | bellard | /* 24 hour format */
|
293 | abd0c6bd | Paul Brook | s->cmos_data[RTC_HOURS] = rtc_to_bcd(s, tm->tm_hour); |
294 | 43f493af | bellard | } else {
|
295 | 43f493af | bellard | /* 12 hour format */
|
296 | 3b89eb43 | Paolo Bonzini | int h = (tm->tm_hour % 12) ? tm->tm_hour % 12 : 12; |
297 | 3b89eb43 | Paolo Bonzini | s->cmos_data[RTC_HOURS] = rtc_to_bcd(s, h); |
298 | 43f493af | bellard | if (tm->tm_hour >= 12) |
299 | 43f493af | bellard | s->cmos_data[RTC_HOURS] |= 0x80;
|
300 | 43f493af | bellard | } |
301 | abd0c6bd | Paul Brook | s->cmos_data[RTC_DAY_OF_WEEK] = rtc_to_bcd(s, tm->tm_wday + 1);
|
302 | abd0c6bd | Paul Brook | s->cmos_data[RTC_DAY_OF_MONTH] = rtc_to_bcd(s, tm->tm_mday); |
303 | abd0c6bd | Paul Brook | s->cmos_data[RTC_MONTH] = rtc_to_bcd(s, tm->tm_mon + 1);
|
304 | 42fc73a1 | aurel32 | year = (tm->tm_year - s->base_year) % 100;
|
305 | 42fc73a1 | aurel32 | if (year < 0) |
306 | 42fc73a1 | aurel32 | year += 100;
|
307 | abd0c6bd | Paul Brook | s->cmos_data[RTC_YEAR] = rtc_to_bcd(s, year); |
308 | 43f493af | bellard | } |
309 | 43f493af | bellard | |
310 | 43f493af | bellard | /* month is between 0 and 11. */
|
311 | 43f493af | bellard | static int get_days_in_month(int month, int year) |
312 | 43f493af | bellard | { |
313 | 5fafdf24 | ths | static const int days_tab[12] = { |
314 | 5fafdf24 | ths | 31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31 |
315 | 43f493af | bellard | }; |
316 | 43f493af | bellard | int d;
|
317 | 43f493af | bellard | if ((unsigned )month >= 12) |
318 | 43f493af | bellard | return 31; |
319 | 43f493af | bellard | d = days_tab[month]; |
320 | 43f493af | bellard | if (month == 1) { |
321 | 43f493af | bellard | if ((year % 4) == 0 && ((year % 100) != 0 || (year % 400) == 0)) |
322 | 43f493af | bellard | d++; |
323 | 43f493af | bellard | } |
324 | 43f493af | bellard | return d;
|
325 | 43f493af | bellard | } |
326 | 43f493af | bellard | |
327 | 43f493af | bellard | /* update 'tm' to the next second */
|
328 | 43f493af | bellard | static void rtc_next_second(struct tm *tm) |
329 | 43f493af | bellard | { |
330 | 43f493af | bellard | int days_in_month;
|
331 | 43f493af | bellard | |
332 | 43f493af | bellard | tm->tm_sec++; |
333 | 43f493af | bellard | if ((unsigned)tm->tm_sec >= 60) { |
334 | 43f493af | bellard | tm->tm_sec = 0;
|
335 | 43f493af | bellard | tm->tm_min++; |
336 | 43f493af | bellard | if ((unsigned)tm->tm_min >= 60) { |
337 | 43f493af | bellard | tm->tm_min = 0;
|
338 | 43f493af | bellard | tm->tm_hour++; |
339 | 43f493af | bellard | if ((unsigned)tm->tm_hour >= 24) { |
340 | 43f493af | bellard | tm->tm_hour = 0;
|
341 | 43f493af | bellard | /* next day */
|
342 | 43f493af | bellard | tm->tm_wday++; |
343 | 43f493af | bellard | if ((unsigned)tm->tm_wday >= 7) |
344 | 43f493af | bellard | tm->tm_wday = 0;
|
345 | 5fafdf24 | ths | days_in_month = get_days_in_month(tm->tm_mon, |
346 | 43f493af | bellard | tm->tm_year + 1900);
|
347 | 43f493af | bellard | tm->tm_mday++; |
348 | 43f493af | bellard | if (tm->tm_mday < 1) { |
349 | 43f493af | bellard | tm->tm_mday = 1;
|
350 | 43f493af | bellard | } else if (tm->tm_mday > days_in_month) { |
351 | 43f493af | bellard | tm->tm_mday = 1;
|
352 | 43f493af | bellard | tm->tm_mon++; |
353 | 43f493af | bellard | if (tm->tm_mon >= 12) { |
354 | 43f493af | bellard | tm->tm_mon = 0;
|
355 | 43f493af | bellard | tm->tm_year++; |
356 | 43f493af | bellard | } |
357 | 43f493af | bellard | } |
358 | 43f493af | bellard | } |
359 | 43f493af | bellard | } |
360 | 43f493af | bellard | } |
361 | dff38e7b | bellard | } |
362 | dff38e7b | bellard | |
363 | 43f493af | bellard | |
364 | dff38e7b | bellard | static void rtc_update_second(void *opaque) |
365 | dff38e7b | bellard | { |
366 | dff38e7b | bellard | RTCState *s = opaque; |
367 | 4721c457 | bellard | int64_t delay; |
368 | dff38e7b | bellard | |
369 | dff38e7b | bellard | /* if the oscillator is not in normal operation, we do not update */
|
370 | dff38e7b | bellard | if ((s->cmos_data[RTC_REG_A] & 0x70) != 0x20) { |
371 | 6ee093c9 | Juan Quintela | s->next_second_time += get_ticks_per_sec(); |
372 | dff38e7b | bellard | qemu_mod_timer(s->second_timer, s->next_second_time); |
373 | dff38e7b | bellard | } else {
|
374 | 43f493af | bellard | rtc_next_second(&s->current_tm); |
375 | 3b46e624 | ths | |
376 | dff38e7b | bellard | if (!(s->cmos_data[RTC_REG_B] & REG_B_SET)) {
|
377 | dff38e7b | bellard | /* update in progress bit */
|
378 | dff38e7b | bellard | s->cmos_data[RTC_REG_A] |= REG_A_UIP; |
379 | dff38e7b | bellard | } |
380 | 4721c457 | bellard | /* should be 244 us = 8 / 32768 seconds, but currently the
|
381 | 4721c457 | bellard | timers do not have the necessary resolution. */
|
382 | 6ee093c9 | Juan Quintela | delay = (get_ticks_per_sec() * 1) / 100; |
383 | 4721c457 | bellard | if (delay < 1) |
384 | 4721c457 | bellard | delay = 1;
|
385 | 5fafdf24 | ths | qemu_mod_timer(s->second_timer2, |
386 | 4721c457 | bellard | s->next_second_time + delay); |
387 | dff38e7b | bellard | } |
388 | dff38e7b | bellard | } |
389 | dff38e7b | bellard | |
390 | dff38e7b | bellard | static void rtc_update_second2(void *opaque) |
391 | dff38e7b | bellard | { |
392 | dff38e7b | bellard | RTCState *s = opaque; |
393 | dff38e7b | bellard | |
394 | dff38e7b | bellard | if (!(s->cmos_data[RTC_REG_B] & REG_B_SET)) {
|
395 | dff38e7b | bellard | rtc_copy_date(s); |
396 | dff38e7b | bellard | } |
397 | dff38e7b | bellard | |
398 | dff38e7b | bellard | /* check alarm */
|
399 | eea86673 | Paolo Bonzini | if (((s->cmos_data[RTC_SECONDS_ALARM] & 0xc0) == 0xc0 || |
400 | eea86673 | Paolo Bonzini | rtc_from_bcd(s, s->cmos_data[RTC_SECONDS_ALARM]) == s->current_tm.tm_sec) && |
401 | eea86673 | Paolo Bonzini | ((s->cmos_data[RTC_MINUTES_ALARM] & 0xc0) == 0xc0 || |
402 | eea86673 | Paolo Bonzini | rtc_from_bcd(s, s->cmos_data[RTC_MINUTES_ALARM]) == s->current_tm.tm_min) && |
403 | eea86673 | Paolo Bonzini | ((s->cmos_data[RTC_HOURS_ALARM] & 0xc0) == 0xc0 || |
404 | eea86673 | Paolo Bonzini | rtc_from_bcd(s, s->cmos_data[RTC_HOURS_ALARM]) == s->current_tm.tm_hour)) { |
405 | eea86673 | Paolo Bonzini | |
406 | eea86673 | Paolo Bonzini | s->cmos_data[RTC_REG_C] |= REG_C_AF; |
407 | eea86673 | Paolo Bonzini | if (s->cmos_data[RTC_REG_B] & REG_B_AIE) {
|
408 | 62aeb0f7 | Gerd Hoffmann | qemu_system_wakeup_request(QEMU_WAKEUP_REASON_RTC); |
409 | 7d932dfd | Jan Kiszka | qemu_irq_raise(s->irq); |
410 | eea86673 | Paolo Bonzini | s->cmos_data[RTC_REG_C] |= REG_C_IRQF; |
411 | dff38e7b | bellard | } |
412 | dff38e7b | bellard | } |
413 | dff38e7b | bellard | |
414 | dff38e7b | bellard | /* update ended interrupt */
|
415 | 98815437 | Bernhard Kauer | s->cmos_data[RTC_REG_C] |= REG_C_UF; |
416 | dff38e7b | bellard | if (s->cmos_data[RTC_REG_B] & REG_B_UIE) {
|
417 | 7d932dfd | Jan Kiszka | s->cmos_data[RTC_REG_C] |= REG_C_IRQF; |
418 | 7d932dfd | Jan Kiszka | qemu_irq_raise(s->irq); |
419 | dff38e7b | bellard | } |
420 | dff38e7b | bellard | |
421 | dff38e7b | bellard | /* clear update in progress bit */
|
422 | dff38e7b | bellard | s->cmos_data[RTC_REG_A] &= ~REG_A_UIP; |
423 | dff38e7b | bellard | |
424 | 6ee093c9 | Juan Quintela | s->next_second_time += get_ticks_per_sec(); |
425 | dff38e7b | bellard | qemu_mod_timer(s->second_timer, s->next_second_time); |
426 | 80cabfad | bellard | } |
427 | 80cabfad | bellard | |
428 | b41a2cd1 | bellard | static uint32_t cmos_ioport_read(void *opaque, uint32_t addr) |
429 | 80cabfad | bellard | { |
430 | b41a2cd1 | bellard | RTCState *s = opaque; |
431 | 80cabfad | bellard | int ret;
|
432 | 80cabfad | bellard | if ((addr & 1) == 0) { |
433 | 80cabfad | bellard | return 0xff; |
434 | 80cabfad | bellard | } else {
|
435 | 80cabfad | bellard | switch(s->cmos_index) {
|
436 | 80cabfad | bellard | case RTC_SECONDS:
|
437 | 80cabfad | bellard | case RTC_MINUTES:
|
438 | 80cabfad | bellard | case RTC_HOURS:
|
439 | 80cabfad | bellard | case RTC_DAY_OF_WEEK:
|
440 | 80cabfad | bellard | case RTC_DAY_OF_MONTH:
|
441 | 80cabfad | bellard | case RTC_MONTH:
|
442 | 80cabfad | bellard | case RTC_YEAR:
|
443 | 80cabfad | bellard | ret = s->cmos_data[s->cmos_index]; |
444 | 80cabfad | bellard | break;
|
445 | 80cabfad | bellard | case RTC_REG_A:
|
446 | 80cabfad | bellard | ret = s->cmos_data[s->cmos_index]; |
447 | 80cabfad | bellard | break;
|
448 | 80cabfad | bellard | case RTC_REG_C:
|
449 | 80cabfad | bellard | ret = s->cmos_data[s->cmos_index]; |
450 | d537cf6c | pbrook | qemu_irq_lower(s->irq); |
451 | fbc15e27 | Paolo Bonzini | s->cmos_data[RTC_REG_C] = 0x00;
|
452 | ba32edab | Gleb Natapov | #ifdef TARGET_I386
|
453 | ba32edab | Gleb Natapov | if(s->irq_coalesced &&
|
454 | fbc15e27 | Paolo Bonzini | (s->cmos_data[RTC_REG_B] & REG_B_PIE) && |
455 | ba32edab | Gleb Natapov | s->irq_reinject_on_ack_count < RTC_REINJECT_ON_ACK_COUNT) { |
456 | ba32edab | Gleb Natapov | s->irq_reinject_on_ack_count++; |
457 | fbc15e27 | Paolo Bonzini | s->cmos_data[RTC_REG_C] |= REG_C_IRQF | REG_C_PF; |
458 | ba32edab | Gleb Natapov | apic_reset_irq_delivered(); |
459 | aa6f63ff | Blue Swirl | DPRINTF_C("cmos: injecting on ack\n");
|
460 | ba32edab | Gleb Natapov | qemu_irq_raise(s->irq); |
461 | aa6f63ff | Blue Swirl | if (apic_get_irq_delivered()) {
|
462 | ba32edab | Gleb Natapov | s->irq_coalesced--; |
463 | aa6f63ff | Blue Swirl | DPRINTF_C("cmos: coalesced irqs decreased to %d\n",
|
464 | aa6f63ff | Blue Swirl | s->irq_coalesced); |
465 | aa6f63ff | Blue Swirl | } |
466 | ba32edab | Gleb Natapov | } |
467 | ba32edab | Gleb Natapov | #endif
|
468 | 80cabfad | bellard | break;
|
469 | 80cabfad | bellard | default:
|
470 | 80cabfad | bellard | ret = s->cmos_data[s->cmos_index]; |
471 | 80cabfad | bellard | break;
|
472 | 80cabfad | bellard | } |
473 | ec51e364 | Isaku Yamahata | CMOS_DPRINTF("cmos: read index=0x%02x val=0x%02x\n",
|
474 | ec51e364 | Isaku Yamahata | s->cmos_index, ret); |
475 | 80cabfad | bellard | return ret;
|
476 | 80cabfad | bellard | } |
477 | 80cabfad | bellard | } |
478 | 80cabfad | bellard | |
479 | 1d914fa0 | Isaku Yamahata | void rtc_set_memory(ISADevice *dev, int addr, int val) |
480 | dff38e7b | bellard | { |
481 | 1d914fa0 | Isaku Yamahata | RTCState *s = DO_UPCAST(RTCState, dev, dev); |
482 | dff38e7b | bellard | if (addr >= 0 && addr <= 127) |
483 | dff38e7b | bellard | s->cmos_data[addr] = val; |
484 | dff38e7b | bellard | } |
485 | dff38e7b | bellard | |
486 | 1d914fa0 | Isaku Yamahata | void rtc_set_date(ISADevice *dev, const struct tm *tm) |
487 | dff38e7b | bellard | { |
488 | 1d914fa0 | Isaku Yamahata | RTCState *s = DO_UPCAST(RTCState, dev, dev); |
489 | 43f493af | bellard | s->current_tm = *tm; |
490 | dff38e7b | bellard | rtc_copy_date(s); |
491 | dff38e7b | bellard | } |
492 | dff38e7b | bellard | |
493 | ea55ffb3 | ths | /* PC cmos mappings */
|
494 | ea55ffb3 | ths | #define REG_IBM_CENTURY_BYTE 0x32 |
495 | ea55ffb3 | ths | #define REG_IBM_PS2_CENTURY_BYTE 0x37 |
496 | ea55ffb3 | ths | |
497 | 1d914fa0 | Isaku Yamahata | static void rtc_set_date_from_host(ISADevice *dev) |
498 | ea55ffb3 | ths | { |
499 | 1d914fa0 | Isaku Yamahata | RTCState *s = DO_UPCAST(RTCState, dev, dev); |
500 | f6503059 | balrog | struct tm tm;
|
501 | ea55ffb3 | ths | int val;
|
502 | ea55ffb3 | ths | |
503 | ea55ffb3 | ths | /* set the CMOS date */
|
504 | f6503059 | balrog | qemu_get_timedate(&tm, 0);
|
505 | 1d914fa0 | Isaku Yamahata | rtc_set_date(dev, &tm); |
506 | ea55ffb3 | ths | |
507 | abd0c6bd | Paul Brook | val = rtc_to_bcd(s, (tm.tm_year / 100) + 19); |
508 | 1d914fa0 | Isaku Yamahata | rtc_set_memory(dev, REG_IBM_CENTURY_BYTE, val); |
509 | 1d914fa0 | Isaku Yamahata | rtc_set_memory(dev, REG_IBM_PS2_CENTURY_BYTE, val); |
510 | ea55ffb3 | ths | } |
511 | ea55ffb3 | ths | |
512 | 6b075b8a | Juan Quintela | static int rtc_post_load(void *opaque, int version_id) |
513 | 80cabfad | bellard | { |
514 | 6b075b8a | Juan Quintela | #ifdef TARGET_I386
|
515 | dff38e7b | bellard | RTCState *s = opaque; |
516 | dff38e7b | bellard | |
517 | 048c74c4 | Juan Quintela | if (version_id >= 2) { |
518 | 433acf0d | Jan Kiszka | if (s->lost_tick_policy == LOST_TICK_SLEW) {
|
519 | 048c74c4 | Juan Quintela | rtc_coalesced_timer_update(s); |
520 | 048c74c4 | Juan Quintela | } |
521 | 048c74c4 | Juan Quintela | } |
522 | 6b075b8a | Juan Quintela | #endif
|
523 | 73822ec8 | aliguori | return 0; |
524 | 73822ec8 | aliguori | } |
525 | 73822ec8 | aliguori | |
526 | 6b075b8a | Juan Quintela | static const VMStateDescription vmstate_rtc = { |
527 | 6b075b8a | Juan Quintela | .name = "mc146818rtc",
|
528 | 6b075b8a | Juan Quintela | .version_id = 2,
|
529 | 6b075b8a | Juan Quintela | .minimum_version_id = 1,
|
530 | 6b075b8a | Juan Quintela | .minimum_version_id_old = 1,
|
531 | 6b075b8a | Juan Quintela | .post_load = rtc_post_load, |
532 | 6b075b8a | Juan Quintela | .fields = (VMStateField []) { |
533 | 6b075b8a | Juan Quintela | VMSTATE_BUFFER(cmos_data, RTCState), |
534 | 6b075b8a | Juan Quintela | VMSTATE_UINT8(cmos_index, RTCState), |
535 | 6b075b8a | Juan Quintela | VMSTATE_INT32(current_tm.tm_sec, RTCState), |
536 | 6b075b8a | Juan Quintela | VMSTATE_INT32(current_tm.tm_min, RTCState), |
537 | 6b075b8a | Juan Quintela | VMSTATE_INT32(current_tm.tm_hour, RTCState), |
538 | 6b075b8a | Juan Quintela | VMSTATE_INT32(current_tm.tm_wday, RTCState), |
539 | 6b075b8a | Juan Quintela | VMSTATE_INT32(current_tm.tm_mday, RTCState), |
540 | 6b075b8a | Juan Quintela | VMSTATE_INT32(current_tm.tm_mon, RTCState), |
541 | 6b075b8a | Juan Quintela | VMSTATE_INT32(current_tm.tm_year, RTCState), |
542 | 6b075b8a | Juan Quintela | VMSTATE_TIMER(periodic_timer, RTCState), |
543 | 6b075b8a | Juan Quintela | VMSTATE_INT64(next_periodic_time, RTCState), |
544 | 6b075b8a | Juan Quintela | VMSTATE_INT64(next_second_time, RTCState), |
545 | 6b075b8a | Juan Quintela | VMSTATE_TIMER(second_timer, RTCState), |
546 | 6b075b8a | Juan Quintela | VMSTATE_TIMER(second_timer2, RTCState), |
547 | 6b075b8a | Juan Quintela | VMSTATE_UINT32_V(irq_coalesced, RTCState, 2),
|
548 | 6b075b8a | Juan Quintela | VMSTATE_UINT32_V(period, RTCState, 2),
|
549 | 6b075b8a | Juan Quintela | VMSTATE_END_OF_LIST() |
550 | 6b075b8a | Juan Quintela | } |
551 | 6b075b8a | Juan Quintela | }; |
552 | 6b075b8a | Juan Quintela | |
553 | 17604dac | Jan Kiszka | static void rtc_notify_clock_reset(Notifier *notifier, void *data) |
554 | 17604dac | Jan Kiszka | { |
555 | 17604dac | Jan Kiszka | RTCState *s = container_of(notifier, RTCState, clock_reset_notifier); |
556 | 17604dac | Jan Kiszka | int64_t now = *(int64_t *)data; |
557 | 17604dac | Jan Kiszka | |
558 | 17604dac | Jan Kiszka | rtc_set_date_from_host(&s->dev); |
559 | 17604dac | Jan Kiszka | s->next_second_time = now + (get_ticks_per_sec() * 99) / 100; |
560 | 17604dac | Jan Kiszka | qemu_mod_timer(s->second_timer2, s->next_second_time); |
561 | 17604dac | Jan Kiszka | rtc_timer_update(s, now); |
562 | 17604dac | Jan Kiszka | #ifdef TARGET_I386
|
563 | 433acf0d | Jan Kiszka | if (s->lost_tick_policy == LOST_TICK_SLEW) {
|
564 | 17604dac | Jan Kiszka | rtc_coalesced_timer_update(s); |
565 | 17604dac | Jan Kiszka | } |
566 | 17604dac | Jan Kiszka | #endif
|
567 | 17604dac | Jan Kiszka | } |
568 | 17604dac | Jan Kiszka | |
569 | da98c8eb | Gerd Hoffmann | /* set CMOS shutdown status register (index 0xF) as S3_resume(0xFE)
|
570 | da98c8eb | Gerd Hoffmann | BIOS will read it and start S3 resume at POST Entry */
|
571 | da98c8eb | Gerd Hoffmann | static void rtc_notify_suspend(Notifier *notifier, void *data) |
572 | da98c8eb | Gerd Hoffmann | { |
573 | da98c8eb | Gerd Hoffmann | RTCState *s = container_of(notifier, RTCState, suspend_notifier); |
574 | da98c8eb | Gerd Hoffmann | rtc_set_memory(&s->dev, 0xF, 0xFE); |
575 | da98c8eb | Gerd Hoffmann | } |
576 | da98c8eb | Gerd Hoffmann | |
577 | eeb7c03c | Gleb Natapov | static void rtc_reset(void *opaque) |
578 | eeb7c03c | Gleb Natapov | { |
579 | eeb7c03c | Gleb Natapov | RTCState *s = opaque; |
580 | eeb7c03c | Gleb Natapov | |
581 | 72716184 | Anthony Liguori | s->cmos_data[RTC_REG_B] &= ~(REG_B_PIE | REG_B_AIE | REG_B_SQWE); |
582 | 72716184 | Anthony Liguori | s->cmos_data[RTC_REG_C] &= ~(REG_C_UF | REG_C_IRQF | REG_C_PF | REG_C_AF); |
583 | eeb7c03c | Gleb Natapov | |
584 | 72716184 | Anthony Liguori | qemu_irq_lower(s->irq); |
585 | eeb7c03c | Gleb Natapov | |
586 | eeb7c03c | Gleb Natapov | #ifdef TARGET_I386
|
587 | 433acf0d | Jan Kiszka | if (s->lost_tick_policy == LOST_TICK_SLEW) {
|
588 | 433acf0d | Jan Kiszka | s->irq_coalesced = 0;
|
589 | 433acf0d | Jan Kiszka | } |
590 | eeb7c03c | Gleb Natapov | #endif
|
591 | eeb7c03c | Gleb Natapov | } |
592 | eeb7c03c | Gleb Natapov | |
593 | b2c5009b | Richard Henderson | static const MemoryRegionPortio cmos_portio[] = { |
594 | b2c5009b | Richard Henderson | {0, 2, 1, .read = cmos_ioport_read, .write = cmos_ioport_write }, |
595 | b2c5009b | Richard Henderson | PORTIO_END_OF_LIST(), |
596 | b2c5009b | Richard Henderson | }; |
597 | b2c5009b | Richard Henderson | |
598 | b2c5009b | Richard Henderson | static const MemoryRegionOps cmos_ops = { |
599 | b2c5009b | Richard Henderson | .old_portio = cmos_portio |
600 | b2c5009b | Richard Henderson | }; |
601 | b2c5009b | Richard Henderson | |
602 | 18297050 | Anthony Liguori | // FIXME add int32 visitor
|
603 | 18297050 | Anthony Liguori | static void visit_type_int32(Visitor *v, int *value, const char *name, Error **errp) |
604 | 18297050 | Anthony Liguori | { |
605 | 18297050 | Anthony Liguori | int64_t val = *value; |
606 | 18297050 | Anthony Liguori | visit_type_int(v, &val, name, errp); |
607 | 18297050 | Anthony Liguori | } |
608 | 18297050 | Anthony Liguori | |
609 | 57c9fafe | Anthony Liguori | static void rtc_get_date(Object *obj, Visitor *v, void *opaque, |
610 | 18297050 | Anthony Liguori | const char *name, Error **errp) |
611 | 18297050 | Anthony Liguori | { |
612 | 57c9fafe | Anthony Liguori | ISADevice *isa = ISA_DEVICE(obj); |
613 | 18297050 | Anthony Liguori | RTCState *s = DO_UPCAST(RTCState, dev, isa); |
614 | 18297050 | Anthony Liguori | |
615 | 18297050 | Anthony Liguori | visit_start_struct(v, NULL, "struct tm", name, 0, errp); |
616 | 18297050 | Anthony Liguori | visit_type_int32(v, &s->current_tm.tm_year, "tm_year", errp);
|
617 | 18297050 | Anthony Liguori | visit_type_int32(v, &s->current_tm.tm_mon, "tm_mon", errp);
|
618 | 18297050 | Anthony Liguori | visit_type_int32(v, &s->current_tm.tm_mday, "tm_mday", errp);
|
619 | 18297050 | Anthony Liguori | visit_type_int32(v, &s->current_tm.tm_hour, "tm_hour", errp);
|
620 | 18297050 | Anthony Liguori | visit_type_int32(v, &s->current_tm.tm_min, "tm_min", errp);
|
621 | 18297050 | Anthony Liguori | visit_type_int32(v, &s->current_tm.tm_sec, "tm_sec", errp);
|
622 | 18297050 | Anthony Liguori | visit_end_struct(v, errp); |
623 | 18297050 | Anthony Liguori | } |
624 | 18297050 | Anthony Liguori | |
625 | 32e0c826 | Gerd Hoffmann | static int rtc_initfn(ISADevice *dev) |
626 | dff38e7b | bellard | { |
627 | 32e0c826 | Gerd Hoffmann | RTCState *s = DO_UPCAST(RTCState, dev, dev); |
628 | 32e0c826 | Gerd Hoffmann | int base = 0x70; |
629 | 80cabfad | bellard | |
630 | 80cabfad | bellard | s->cmos_data[RTC_REG_A] = 0x26;
|
631 | 80cabfad | bellard | s->cmos_data[RTC_REG_B] = 0x02;
|
632 | 80cabfad | bellard | s->cmos_data[RTC_REG_C] = 0x00;
|
633 | 80cabfad | bellard | s->cmos_data[RTC_REG_D] = 0x80;
|
634 | 80cabfad | bellard | |
635 | 1d914fa0 | Isaku Yamahata | rtc_set_date_from_host(dev); |
636 | ea55ffb3 | ths | |
637 | 93b66569 | aliguori | #ifdef TARGET_I386
|
638 | 433acf0d | Jan Kiszka | switch (s->lost_tick_policy) {
|
639 | 433acf0d | Jan Kiszka | case LOST_TICK_SLEW:
|
640 | 6875204c | Jan Kiszka | s->coalesced_timer = |
641 | 74475455 | Paolo Bonzini | qemu_new_timer_ns(rtc_clock, rtc_coalesced_timer, s); |
642 | 433acf0d | Jan Kiszka | break;
|
643 | 433acf0d | Jan Kiszka | case LOST_TICK_DISCARD:
|
644 | 433acf0d | Jan Kiszka | break;
|
645 | 433acf0d | Jan Kiszka | default:
|
646 | 433acf0d | Jan Kiszka | return -EINVAL;
|
647 | 433acf0d | Jan Kiszka | } |
648 | 93b66569 | aliguori | #endif
|
649 | 433acf0d | Jan Kiszka | |
650 | 433acf0d | Jan Kiszka | s->periodic_timer = qemu_new_timer_ns(rtc_clock, rtc_periodic_timer, s); |
651 | 74475455 | Paolo Bonzini | s->second_timer = qemu_new_timer_ns(rtc_clock, rtc_update_second, s); |
652 | 74475455 | Paolo Bonzini | s->second_timer2 = qemu_new_timer_ns(rtc_clock, rtc_update_second2, s); |
653 | dff38e7b | bellard | |
654 | 17604dac | Jan Kiszka | s->clock_reset_notifier.notify = rtc_notify_clock_reset; |
655 | 17604dac | Jan Kiszka | qemu_register_clock_reset_notifier(rtc_clock, &s->clock_reset_notifier); |
656 | 17604dac | Jan Kiszka | |
657 | da98c8eb | Gerd Hoffmann | s->suspend_notifier.notify = rtc_notify_suspend; |
658 | da98c8eb | Gerd Hoffmann | qemu_register_suspend_notifier(&s->suspend_notifier); |
659 | da98c8eb | Gerd Hoffmann | |
660 | 6875204c | Jan Kiszka | s->next_second_time = |
661 | 74475455 | Paolo Bonzini | qemu_get_clock_ns(rtc_clock) + (get_ticks_per_sec() * 99) / 100; |
662 | dff38e7b | bellard | qemu_mod_timer(s->second_timer2, s->next_second_time); |
663 | dff38e7b | bellard | |
664 | b2c5009b | Richard Henderson | memory_region_init_io(&s->io, &cmos_ops, s, "rtc", 2); |
665 | b2c5009b | Richard Henderson | isa_register_ioport(dev, &s->io, base); |
666 | dff38e7b | bellard | |
667 | dc683910 | Jan Kiszka | qdev_set_legacy_instance_id(&dev->qdev, base, 2);
|
668 | a08d4367 | Jan Kiszka | qemu_register_reset(rtc_reset, s); |
669 | 18297050 | Anthony Liguori | |
670 | 57c9fafe | Anthony Liguori | object_property_add(OBJECT(s), "date", "struct tm", |
671 | 57c9fafe | Anthony Liguori | rtc_get_date, NULL, NULL, s, NULL); |
672 | 18297050 | Anthony Liguori | |
673 | 32e0c826 | Gerd Hoffmann | return 0; |
674 | 32e0c826 | Gerd Hoffmann | } |
675 | 32e0c826 | Gerd Hoffmann | |
676 | 48a18b3c | Hervé Poussineau | ISADevice *rtc_init(ISABus *bus, int base_year, qemu_irq intercept_irq)
|
677 | 32e0c826 | Gerd Hoffmann | { |
678 | 32e0c826 | Gerd Hoffmann | ISADevice *dev; |
679 | 7d932dfd | Jan Kiszka | RTCState *s; |
680 | eeb7c03c | Gleb Natapov | |
681 | 48a18b3c | Hervé Poussineau | dev = isa_create(bus, "mc146818rtc");
|
682 | 7d932dfd | Jan Kiszka | s = DO_UPCAST(RTCState, dev, dev); |
683 | 32e0c826 | Gerd Hoffmann | qdev_prop_set_int32(&dev->qdev, "base_year", base_year);
|
684 | e23a1b33 | Markus Armbruster | qdev_init_nofail(&dev->qdev); |
685 | 7d932dfd | Jan Kiszka | if (intercept_irq) {
|
686 | 7d932dfd | Jan Kiszka | s->irq = intercept_irq; |
687 | 7d932dfd | Jan Kiszka | } else {
|
688 | 7d932dfd | Jan Kiszka | isa_init_irq(dev, &s->irq, RTC_ISA_IRQ); |
689 | 7d932dfd | Jan Kiszka | } |
690 | 1d914fa0 | Isaku Yamahata | return dev;
|
691 | 80cabfad | bellard | } |
692 | 80cabfad | bellard | |
693 | 39bffca2 | Anthony Liguori | static Property mc146818rtc_properties[] = {
|
694 | 39bffca2 | Anthony Liguori | DEFINE_PROP_INT32("base_year", RTCState, base_year, 1980), |
695 | 39bffca2 | Anthony Liguori | DEFINE_PROP_LOSTTICKPOLICY("lost_tick_policy", RTCState,
|
696 | 39bffca2 | Anthony Liguori | lost_tick_policy, LOST_TICK_DISCARD), |
697 | 39bffca2 | Anthony Liguori | DEFINE_PROP_END_OF_LIST(), |
698 | 39bffca2 | Anthony Liguori | }; |
699 | 39bffca2 | Anthony Liguori | |
700 | 8f04ee08 | Anthony Liguori | static void rtc_class_initfn(ObjectClass *klass, void *data) |
701 | 8f04ee08 | Anthony Liguori | { |
702 | 39bffca2 | Anthony Liguori | DeviceClass *dc = DEVICE_CLASS(klass); |
703 | 8f04ee08 | Anthony Liguori | ISADeviceClass *ic = ISA_DEVICE_CLASS(klass); |
704 | 8f04ee08 | Anthony Liguori | ic->init = rtc_initfn; |
705 | 39bffca2 | Anthony Liguori | dc->no_user = 1;
|
706 | 39bffca2 | Anthony Liguori | dc->vmsd = &vmstate_rtc; |
707 | 39bffca2 | Anthony Liguori | dc->props = mc146818rtc_properties; |
708 | 8f04ee08 | Anthony Liguori | } |
709 | 8f04ee08 | Anthony Liguori | |
710 | 39bffca2 | Anthony Liguori | static TypeInfo mc146818rtc_info = {
|
711 | 39bffca2 | Anthony Liguori | .name = "mc146818rtc",
|
712 | 39bffca2 | Anthony Liguori | .parent = TYPE_ISA_DEVICE, |
713 | 39bffca2 | Anthony Liguori | .instance_size = sizeof(RTCState),
|
714 | 39bffca2 | Anthony Liguori | .class_init = rtc_class_initfn, |
715 | 32e0c826 | Gerd Hoffmann | }; |
716 | 32e0c826 | Gerd Hoffmann | |
717 | 83f7d43a | Andreas Färber | static void mc146818rtc_register_types(void) |
718 | 100d9891 | aurel32 | { |
719 | 39bffca2 | Anthony Liguori | type_register_static(&mc146818rtc_info); |
720 | 100d9891 | aurel32 | } |
721 | 83f7d43a | Andreas Färber | |
722 | 83f7d43a | Andreas Färber | type_init(mc146818rtc_register_types) |