root / hw / acpi_piix4.c @ 9ce56db6
History | View | Annotate | Download (16.4 kB)
1 | 93d89f63 | Isaku Yamahata | /*
|
---|---|---|---|
2 | 93d89f63 | Isaku Yamahata | * ACPI implementation
|
3 | 93d89f63 | Isaku Yamahata | *
|
4 | 93d89f63 | Isaku Yamahata | * Copyright (c) 2006 Fabrice Bellard
|
5 | 93d89f63 | Isaku Yamahata | *
|
6 | 93d89f63 | Isaku Yamahata | * This library is free software; you can redistribute it and/or
|
7 | 93d89f63 | Isaku Yamahata | * modify it under the terms of the GNU Lesser General Public
|
8 | 93d89f63 | Isaku Yamahata | * License version 2 as published by the Free Software Foundation.
|
9 | 93d89f63 | Isaku Yamahata | *
|
10 | 93d89f63 | Isaku Yamahata | * This library is distributed in the hope that it will be useful,
|
11 | 93d89f63 | Isaku Yamahata | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
12 | 93d89f63 | Isaku Yamahata | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
13 | 93d89f63 | Isaku Yamahata | * Lesser General Public License for more details.
|
14 | 93d89f63 | Isaku Yamahata | *
|
15 | 93d89f63 | Isaku Yamahata | * You should have received a copy of the GNU Lesser General Public
|
16 | 93d89f63 | Isaku Yamahata | * License along with this library; if not, see <http://www.gnu.org/licenses/>
|
17 | 93d89f63 | Isaku Yamahata | */
|
18 | 93d89f63 | Isaku Yamahata | #include "hw.h" |
19 | 93d89f63 | Isaku Yamahata | #include "pc.h" |
20 | 93d89f63 | Isaku Yamahata | #include "apm.h" |
21 | 93d89f63 | Isaku Yamahata | #include "pm_smbus.h" |
22 | 93d89f63 | Isaku Yamahata | #include "pci.h" |
23 | 93d89f63 | Isaku Yamahata | #include "acpi.h" |
24 | 666daa68 | Markus Armbruster | #include "sysemu.h" |
25 | 93d89f63 | Isaku Yamahata | |
26 | 93d89f63 | Isaku Yamahata | //#define DEBUG
|
27 | 93d89f63 | Isaku Yamahata | |
28 | 50d8ff8b | Isaku Yamahata | #ifdef DEBUG
|
29 | 50d8ff8b | Isaku Yamahata | # define PIIX4_DPRINTF(format, ...) printf(format, ## __VA_ARGS__) |
30 | 50d8ff8b | Isaku Yamahata | #else
|
31 | 50d8ff8b | Isaku Yamahata | # define PIIX4_DPRINTF(format, ...) do { } while (0) |
32 | 50d8ff8b | Isaku Yamahata | #endif
|
33 | 50d8ff8b | Isaku Yamahata | |
34 | 93d89f63 | Isaku Yamahata | #define ACPI_DBG_IO_ADDR 0xb044 |
35 | 93d89f63 | Isaku Yamahata | |
36 | ac404095 | Isaku Yamahata | #define GPE_BASE 0xafe0 |
37 | ac404095 | Isaku Yamahata | #define PCI_BASE 0xae00 |
38 | ac404095 | Isaku Yamahata | #define PCI_EJ_BASE 0xae08 |
39 | ac404095 | Isaku Yamahata | |
40 | ac404095 | Isaku Yamahata | struct gpe_regs {
|
41 | ac404095 | Isaku Yamahata | uint16_t sts; /* status */
|
42 | ac404095 | Isaku Yamahata | uint16_t en; /* enabled */
|
43 | ac404095 | Isaku Yamahata | }; |
44 | ac404095 | Isaku Yamahata | |
45 | ac404095 | Isaku Yamahata | struct pci_status {
|
46 | ac404095 | Isaku Yamahata | uint32_t up; |
47 | ac404095 | Isaku Yamahata | uint32_t down; |
48 | ac404095 | Isaku Yamahata | }; |
49 | ac404095 | Isaku Yamahata | |
50 | 93d89f63 | Isaku Yamahata | typedef struct PIIX4PMState { |
51 | 93d89f63 | Isaku Yamahata | PCIDevice dev; |
52 | 93d89f63 | Isaku Yamahata | uint16_t pmsts; |
53 | 93d89f63 | Isaku Yamahata | uint16_t pmen; |
54 | 93d89f63 | Isaku Yamahata | uint16_t pmcntrl; |
55 | 93d89f63 | Isaku Yamahata | |
56 | 93d89f63 | Isaku Yamahata | APMState apm; |
57 | 93d89f63 | Isaku Yamahata | |
58 | 93d89f63 | Isaku Yamahata | QEMUTimer *tmr_timer; |
59 | 93d89f63 | Isaku Yamahata | int64_t tmr_overflow_time; |
60 | 93d89f63 | Isaku Yamahata | |
61 | 93d89f63 | Isaku Yamahata | PMSMBus smb; |
62 | e8ec0571 | Isaku Yamahata | uint32_t smb_io_base; |
63 | 93d89f63 | Isaku Yamahata | |
64 | 93d89f63 | Isaku Yamahata | qemu_irq irq; |
65 | 93d89f63 | Isaku Yamahata | qemu_irq cmos_s3; |
66 | 93d89f63 | Isaku Yamahata | qemu_irq smi_irq; |
67 | 93d89f63 | Isaku Yamahata | int kvm_enabled;
|
68 | ac404095 | Isaku Yamahata | |
69 | ac404095 | Isaku Yamahata | /* for pci hotplug */
|
70 | ac404095 | Isaku Yamahata | struct gpe_regs gpe;
|
71 | ac404095 | Isaku Yamahata | struct pci_status pci0_status;
|
72 | 93d89f63 | Isaku Yamahata | } PIIX4PMState; |
73 | 93d89f63 | Isaku Yamahata | |
74 | ac404095 | Isaku Yamahata | static void piix4_acpi_system_hot_add_init(PCIBus *bus, PIIX4PMState *s); |
75 | ac404095 | Isaku Yamahata | |
76 | 93d89f63 | Isaku Yamahata | #define ACPI_ENABLE 0xf1 |
77 | 93d89f63 | Isaku Yamahata | #define ACPI_DISABLE 0xf0 |
78 | 93d89f63 | Isaku Yamahata | |
79 | 93d89f63 | Isaku Yamahata | static uint32_t get_pmtmr(PIIX4PMState *s)
|
80 | 93d89f63 | Isaku Yamahata | { |
81 | 93d89f63 | Isaku Yamahata | uint32_t d; |
82 | 93d89f63 | Isaku Yamahata | d = muldiv64(qemu_get_clock(vm_clock), PM_TIMER_FREQUENCY, get_ticks_per_sec()); |
83 | 93d89f63 | Isaku Yamahata | return d & 0xffffff; |
84 | 93d89f63 | Isaku Yamahata | } |
85 | 93d89f63 | Isaku Yamahata | |
86 | 93d89f63 | Isaku Yamahata | static int get_pmsts(PIIX4PMState *s) |
87 | 93d89f63 | Isaku Yamahata | { |
88 | 93d89f63 | Isaku Yamahata | int64_t d; |
89 | 93d89f63 | Isaku Yamahata | |
90 | 93d89f63 | Isaku Yamahata | d = muldiv64(qemu_get_clock(vm_clock), PM_TIMER_FREQUENCY, |
91 | 93d89f63 | Isaku Yamahata | get_ticks_per_sec()); |
92 | 93d89f63 | Isaku Yamahata | if (d >= s->tmr_overflow_time)
|
93 | 93d89f63 | Isaku Yamahata | s->pmsts |= ACPI_BITMASK_TIMER_STATUS; |
94 | 93d89f63 | Isaku Yamahata | return s->pmsts;
|
95 | 93d89f63 | Isaku Yamahata | } |
96 | 93d89f63 | Isaku Yamahata | |
97 | 93d89f63 | Isaku Yamahata | static void pm_update_sci(PIIX4PMState *s) |
98 | 93d89f63 | Isaku Yamahata | { |
99 | 93d89f63 | Isaku Yamahata | int sci_level, pmsts;
|
100 | 93d89f63 | Isaku Yamahata | int64_t expire_time; |
101 | 93d89f63 | Isaku Yamahata | |
102 | 93d89f63 | Isaku Yamahata | pmsts = get_pmsts(s); |
103 | 93d89f63 | Isaku Yamahata | sci_level = (((pmsts & s->pmen) & |
104 | 93d89f63 | Isaku Yamahata | (ACPI_BITMASK_RT_CLOCK_ENABLE | |
105 | 93d89f63 | Isaku Yamahata | ACPI_BITMASK_POWER_BUTTON_ENABLE | |
106 | 93d89f63 | Isaku Yamahata | ACPI_BITMASK_GLOBAL_LOCK_ENABLE | |
107 | 93d89f63 | Isaku Yamahata | ACPI_BITMASK_TIMER_ENABLE)) != 0);
|
108 | 93d89f63 | Isaku Yamahata | qemu_set_irq(s->irq, sci_level); |
109 | 93d89f63 | Isaku Yamahata | /* schedule a timer interruption if needed */
|
110 | 93d89f63 | Isaku Yamahata | if ((s->pmen & ACPI_BITMASK_TIMER_ENABLE) &&
|
111 | 93d89f63 | Isaku Yamahata | !(pmsts & ACPI_BITMASK_TIMER_STATUS)) { |
112 | 93d89f63 | Isaku Yamahata | expire_time = muldiv64(s->tmr_overflow_time, get_ticks_per_sec(), |
113 | 93d89f63 | Isaku Yamahata | PM_TIMER_FREQUENCY); |
114 | 93d89f63 | Isaku Yamahata | qemu_mod_timer(s->tmr_timer, expire_time); |
115 | 93d89f63 | Isaku Yamahata | } else {
|
116 | 93d89f63 | Isaku Yamahata | qemu_del_timer(s->tmr_timer); |
117 | 93d89f63 | Isaku Yamahata | } |
118 | 93d89f63 | Isaku Yamahata | } |
119 | 93d89f63 | Isaku Yamahata | |
120 | 93d89f63 | Isaku Yamahata | static void pm_tmr_timer(void *opaque) |
121 | 93d89f63 | Isaku Yamahata | { |
122 | 93d89f63 | Isaku Yamahata | PIIX4PMState *s = opaque; |
123 | 93d89f63 | Isaku Yamahata | pm_update_sci(s); |
124 | 93d89f63 | Isaku Yamahata | } |
125 | 93d89f63 | Isaku Yamahata | |
126 | 93d89f63 | Isaku Yamahata | static void pm_ioport_writew(void *opaque, uint32_t addr, uint32_t val) |
127 | 93d89f63 | Isaku Yamahata | { |
128 | 93d89f63 | Isaku Yamahata | PIIX4PMState *s = opaque; |
129 | 93d89f63 | Isaku Yamahata | addr &= 0x3f;
|
130 | 93d89f63 | Isaku Yamahata | switch(addr) {
|
131 | 93d89f63 | Isaku Yamahata | case 0x00: |
132 | 93d89f63 | Isaku Yamahata | { |
133 | 93d89f63 | Isaku Yamahata | int64_t d; |
134 | 93d89f63 | Isaku Yamahata | int pmsts;
|
135 | 93d89f63 | Isaku Yamahata | pmsts = get_pmsts(s); |
136 | 93d89f63 | Isaku Yamahata | if (pmsts & val & ACPI_BITMASK_TIMER_STATUS) {
|
137 | 93d89f63 | Isaku Yamahata | /* if TMRSTS is reset, then compute the new overflow time */
|
138 | 93d89f63 | Isaku Yamahata | d = muldiv64(qemu_get_clock(vm_clock), PM_TIMER_FREQUENCY, |
139 | 93d89f63 | Isaku Yamahata | get_ticks_per_sec()); |
140 | 93d89f63 | Isaku Yamahata | s->tmr_overflow_time = (d + 0x800000LL) & ~0x7fffffLL; |
141 | 93d89f63 | Isaku Yamahata | } |
142 | 93d89f63 | Isaku Yamahata | s->pmsts &= ~val; |
143 | 93d89f63 | Isaku Yamahata | pm_update_sci(s); |
144 | 93d89f63 | Isaku Yamahata | } |
145 | 93d89f63 | Isaku Yamahata | break;
|
146 | 93d89f63 | Isaku Yamahata | case 0x02: |
147 | 93d89f63 | Isaku Yamahata | s->pmen = val; |
148 | 93d89f63 | Isaku Yamahata | pm_update_sci(s); |
149 | 93d89f63 | Isaku Yamahata | break;
|
150 | 93d89f63 | Isaku Yamahata | case 0x04: |
151 | 93d89f63 | Isaku Yamahata | { |
152 | 93d89f63 | Isaku Yamahata | int sus_typ;
|
153 | 93d89f63 | Isaku Yamahata | s->pmcntrl = val & ~(ACPI_BITMASK_SLEEP_ENABLE); |
154 | 93d89f63 | Isaku Yamahata | if (val & ACPI_BITMASK_SLEEP_ENABLE) {
|
155 | 93d89f63 | Isaku Yamahata | /* change suspend type */
|
156 | 93d89f63 | Isaku Yamahata | sus_typ = (val >> 10) & 7; |
157 | 93d89f63 | Isaku Yamahata | switch(sus_typ) {
|
158 | 93d89f63 | Isaku Yamahata | case 0: /* soft power off */ |
159 | 93d89f63 | Isaku Yamahata | qemu_system_shutdown_request(); |
160 | 93d89f63 | Isaku Yamahata | break;
|
161 | 93d89f63 | Isaku Yamahata | case 1: |
162 | 93d89f63 | Isaku Yamahata | /* ACPI_BITMASK_WAKE_STATUS should be set on resume.
|
163 | 93d89f63 | Isaku Yamahata | Pretend that resume was caused by power button */
|
164 | 93d89f63 | Isaku Yamahata | s->pmsts |= (ACPI_BITMASK_WAKE_STATUS | |
165 | 93d89f63 | Isaku Yamahata | ACPI_BITMASK_POWER_BUTTON_STATUS); |
166 | 93d89f63 | Isaku Yamahata | qemu_system_reset_request(); |
167 | 93d89f63 | Isaku Yamahata | if (s->cmos_s3) {
|
168 | 93d89f63 | Isaku Yamahata | qemu_irq_raise(s->cmos_s3); |
169 | 93d89f63 | Isaku Yamahata | } |
170 | 93d89f63 | Isaku Yamahata | default:
|
171 | 93d89f63 | Isaku Yamahata | break;
|
172 | 93d89f63 | Isaku Yamahata | } |
173 | 93d89f63 | Isaku Yamahata | } |
174 | 93d89f63 | Isaku Yamahata | } |
175 | 93d89f63 | Isaku Yamahata | break;
|
176 | 93d89f63 | Isaku Yamahata | default:
|
177 | 93d89f63 | Isaku Yamahata | break;
|
178 | 93d89f63 | Isaku Yamahata | } |
179 | 50d8ff8b | Isaku Yamahata | PIIX4_DPRINTF("PM writew port=0x%04x val=0x%04x\n", addr, val);
|
180 | 93d89f63 | Isaku Yamahata | } |
181 | 93d89f63 | Isaku Yamahata | |
182 | 93d89f63 | Isaku Yamahata | static uint32_t pm_ioport_readw(void *opaque, uint32_t addr) |
183 | 93d89f63 | Isaku Yamahata | { |
184 | 93d89f63 | Isaku Yamahata | PIIX4PMState *s = opaque; |
185 | 93d89f63 | Isaku Yamahata | uint32_t val; |
186 | 93d89f63 | Isaku Yamahata | |
187 | 93d89f63 | Isaku Yamahata | addr &= 0x3f;
|
188 | 93d89f63 | Isaku Yamahata | switch(addr) {
|
189 | 93d89f63 | Isaku Yamahata | case 0x00: |
190 | 93d89f63 | Isaku Yamahata | val = get_pmsts(s); |
191 | 93d89f63 | Isaku Yamahata | break;
|
192 | 93d89f63 | Isaku Yamahata | case 0x02: |
193 | 93d89f63 | Isaku Yamahata | val = s->pmen; |
194 | 93d89f63 | Isaku Yamahata | break;
|
195 | 93d89f63 | Isaku Yamahata | case 0x04: |
196 | 93d89f63 | Isaku Yamahata | val = s->pmcntrl; |
197 | 93d89f63 | Isaku Yamahata | break;
|
198 | 93d89f63 | Isaku Yamahata | default:
|
199 | 93d89f63 | Isaku Yamahata | val = 0;
|
200 | 93d89f63 | Isaku Yamahata | break;
|
201 | 93d89f63 | Isaku Yamahata | } |
202 | 50d8ff8b | Isaku Yamahata | PIIX4_DPRINTF("PM readw port=0x%04x val=0x%04x\n", addr, val);
|
203 | 93d89f63 | Isaku Yamahata | return val;
|
204 | 93d89f63 | Isaku Yamahata | } |
205 | 93d89f63 | Isaku Yamahata | |
206 | 93d89f63 | Isaku Yamahata | static void pm_ioport_writel(void *opaque, uint32_t addr, uint32_t val) |
207 | 93d89f63 | Isaku Yamahata | { |
208 | 93d89f63 | Isaku Yamahata | // PIIX4PMState *s = opaque;
|
209 | 50d8ff8b | Isaku Yamahata | PIIX4_DPRINTF("PM writel port=0x%04x val=0x%08x\n", addr & 0x3f, val); |
210 | 93d89f63 | Isaku Yamahata | } |
211 | 93d89f63 | Isaku Yamahata | |
212 | 93d89f63 | Isaku Yamahata | static uint32_t pm_ioport_readl(void *opaque, uint32_t addr) |
213 | 93d89f63 | Isaku Yamahata | { |
214 | 93d89f63 | Isaku Yamahata | PIIX4PMState *s = opaque; |
215 | 93d89f63 | Isaku Yamahata | uint32_t val; |
216 | 93d89f63 | Isaku Yamahata | |
217 | 93d89f63 | Isaku Yamahata | addr &= 0x3f;
|
218 | 93d89f63 | Isaku Yamahata | switch(addr) {
|
219 | 93d89f63 | Isaku Yamahata | case 0x08: |
220 | 93d89f63 | Isaku Yamahata | val = get_pmtmr(s); |
221 | 93d89f63 | Isaku Yamahata | break;
|
222 | 93d89f63 | Isaku Yamahata | default:
|
223 | 93d89f63 | Isaku Yamahata | val = 0;
|
224 | 93d89f63 | Isaku Yamahata | break;
|
225 | 93d89f63 | Isaku Yamahata | } |
226 | 50d8ff8b | Isaku Yamahata | PIIX4_DPRINTF("PM readl port=0x%04x val=0x%08x\n", addr, val);
|
227 | 93d89f63 | Isaku Yamahata | return val;
|
228 | 93d89f63 | Isaku Yamahata | } |
229 | 93d89f63 | Isaku Yamahata | |
230 | 93d89f63 | Isaku Yamahata | static void apm_ctrl_changed(uint32_t val, void *arg) |
231 | 93d89f63 | Isaku Yamahata | { |
232 | 93d89f63 | Isaku Yamahata | PIIX4PMState *s = arg; |
233 | 93d89f63 | Isaku Yamahata | |
234 | 93d89f63 | Isaku Yamahata | /* ACPI specs 3.0, 4.7.2.5 */
|
235 | 93d89f63 | Isaku Yamahata | if (val == ACPI_ENABLE) {
|
236 | 93d89f63 | Isaku Yamahata | s->pmcntrl |= ACPI_BITMASK_SCI_ENABLE; |
237 | 93d89f63 | Isaku Yamahata | } else if (val == ACPI_DISABLE) { |
238 | 93d89f63 | Isaku Yamahata | s->pmcntrl &= ~ACPI_BITMASK_SCI_ENABLE; |
239 | 93d89f63 | Isaku Yamahata | } |
240 | 93d89f63 | Isaku Yamahata | |
241 | 93d89f63 | Isaku Yamahata | if (s->dev.config[0x5b] & (1 << 1)) { |
242 | 93d89f63 | Isaku Yamahata | if (s->smi_irq) {
|
243 | 93d89f63 | Isaku Yamahata | qemu_irq_raise(s->smi_irq); |
244 | 93d89f63 | Isaku Yamahata | } |
245 | 93d89f63 | Isaku Yamahata | } |
246 | 93d89f63 | Isaku Yamahata | } |
247 | 93d89f63 | Isaku Yamahata | |
248 | 93d89f63 | Isaku Yamahata | static void acpi_dbg_writel(void *opaque, uint32_t addr, uint32_t val) |
249 | 93d89f63 | Isaku Yamahata | { |
250 | 50d8ff8b | Isaku Yamahata | PIIX4_DPRINTF("ACPI: DBG: 0x%08x\n", val);
|
251 | 93d89f63 | Isaku Yamahata | } |
252 | 93d89f63 | Isaku Yamahata | |
253 | 93d89f63 | Isaku Yamahata | static void pm_io_space_update(PIIX4PMState *s) |
254 | 93d89f63 | Isaku Yamahata | { |
255 | 93d89f63 | Isaku Yamahata | uint32_t pm_io_base; |
256 | 93d89f63 | Isaku Yamahata | |
257 | 93d89f63 | Isaku Yamahata | if (s->dev.config[0x80] & 1) { |
258 | 93d89f63 | Isaku Yamahata | pm_io_base = le32_to_cpu(*(uint32_t *)(s->dev.config + 0x40));
|
259 | 93d89f63 | Isaku Yamahata | pm_io_base &= 0xffc0;
|
260 | 93d89f63 | Isaku Yamahata | |
261 | 93d89f63 | Isaku Yamahata | /* XXX: need to improve memory and ioport allocation */
|
262 | 50d8ff8b | Isaku Yamahata | PIIX4_DPRINTF("PM: mapping to 0x%x\n", pm_io_base);
|
263 | 93d89f63 | Isaku Yamahata | register_ioport_write(pm_io_base, 64, 2, pm_ioport_writew, s); |
264 | 93d89f63 | Isaku Yamahata | register_ioport_read(pm_io_base, 64, 2, pm_ioport_readw, s); |
265 | 93d89f63 | Isaku Yamahata | register_ioport_write(pm_io_base, 64, 4, pm_ioport_writel, s); |
266 | 93d89f63 | Isaku Yamahata | register_ioport_read(pm_io_base, 64, 4, pm_ioport_readl, s); |
267 | 93d89f63 | Isaku Yamahata | } |
268 | 93d89f63 | Isaku Yamahata | } |
269 | 93d89f63 | Isaku Yamahata | |
270 | 93d89f63 | Isaku Yamahata | static void pm_write_config(PCIDevice *d, |
271 | 93d89f63 | Isaku Yamahata | uint32_t address, uint32_t val, int len)
|
272 | 93d89f63 | Isaku Yamahata | { |
273 | 93d89f63 | Isaku Yamahata | pci_default_write_config(d, address, val, len); |
274 | 93d89f63 | Isaku Yamahata | if (range_covers_byte(address, len, 0x80)) |
275 | 93d89f63 | Isaku Yamahata | pm_io_space_update((PIIX4PMState *)d); |
276 | 93d89f63 | Isaku Yamahata | } |
277 | 93d89f63 | Isaku Yamahata | |
278 | 93d89f63 | Isaku Yamahata | static int vmstate_acpi_post_load(void *opaque, int version_id) |
279 | 93d89f63 | Isaku Yamahata | { |
280 | 93d89f63 | Isaku Yamahata | PIIX4PMState *s = opaque; |
281 | 93d89f63 | Isaku Yamahata | |
282 | 93d89f63 | Isaku Yamahata | pm_io_space_update(s); |
283 | 93d89f63 | Isaku Yamahata | return 0; |
284 | 93d89f63 | Isaku Yamahata | } |
285 | 93d89f63 | Isaku Yamahata | |
286 | 4cf3e6f3 | Alex Williamson | static const VMStateDescription vmstate_gpe = { |
287 | 4cf3e6f3 | Alex Williamson | .name = "gpe",
|
288 | 4cf3e6f3 | Alex Williamson | .version_id = 1,
|
289 | 4cf3e6f3 | Alex Williamson | .minimum_version_id = 1,
|
290 | 4cf3e6f3 | Alex Williamson | .minimum_version_id_old = 1,
|
291 | 4cf3e6f3 | Alex Williamson | .fields = (VMStateField []) { |
292 | 4cf3e6f3 | Alex Williamson | VMSTATE_UINT16(sts, struct gpe_regs),
|
293 | 4cf3e6f3 | Alex Williamson | VMSTATE_UINT16(en, struct gpe_regs),
|
294 | 4cf3e6f3 | Alex Williamson | VMSTATE_END_OF_LIST() |
295 | 4cf3e6f3 | Alex Williamson | } |
296 | 4cf3e6f3 | Alex Williamson | }; |
297 | 4cf3e6f3 | Alex Williamson | |
298 | 4cf3e6f3 | Alex Williamson | static const VMStateDescription vmstate_pci_status = { |
299 | 4cf3e6f3 | Alex Williamson | .name = "pci_status",
|
300 | 4cf3e6f3 | Alex Williamson | .version_id = 1,
|
301 | 4cf3e6f3 | Alex Williamson | .minimum_version_id = 1,
|
302 | 4cf3e6f3 | Alex Williamson | .minimum_version_id_old = 1,
|
303 | 4cf3e6f3 | Alex Williamson | .fields = (VMStateField []) { |
304 | 4cf3e6f3 | Alex Williamson | VMSTATE_UINT32(up, struct pci_status),
|
305 | 4cf3e6f3 | Alex Williamson | VMSTATE_UINT32(down, struct pci_status),
|
306 | 4cf3e6f3 | Alex Williamson | VMSTATE_END_OF_LIST() |
307 | 4cf3e6f3 | Alex Williamson | } |
308 | 4cf3e6f3 | Alex Williamson | }; |
309 | 4cf3e6f3 | Alex Williamson | |
310 | 93d89f63 | Isaku Yamahata | static const VMStateDescription vmstate_acpi = { |
311 | 93d89f63 | Isaku Yamahata | .name = "piix4_pm",
|
312 | 4cf3e6f3 | Alex Williamson | .version_id = 2,
|
313 | 93d89f63 | Isaku Yamahata | .minimum_version_id = 1,
|
314 | 93d89f63 | Isaku Yamahata | .minimum_version_id_old = 1,
|
315 | 93d89f63 | Isaku Yamahata | .post_load = vmstate_acpi_post_load, |
316 | 93d89f63 | Isaku Yamahata | .fields = (VMStateField []) { |
317 | 93d89f63 | Isaku Yamahata | VMSTATE_PCI_DEVICE(dev, PIIX4PMState), |
318 | 93d89f63 | Isaku Yamahata | VMSTATE_UINT16(pmsts, PIIX4PMState), |
319 | 93d89f63 | Isaku Yamahata | VMSTATE_UINT16(pmen, PIIX4PMState), |
320 | 93d89f63 | Isaku Yamahata | VMSTATE_UINT16(pmcntrl, PIIX4PMState), |
321 | 93d89f63 | Isaku Yamahata | VMSTATE_STRUCT(apm, PIIX4PMState, 0, vmstate_apm, APMState),
|
322 | 93d89f63 | Isaku Yamahata | VMSTATE_TIMER(tmr_timer, PIIX4PMState), |
323 | 93d89f63 | Isaku Yamahata | VMSTATE_INT64(tmr_overflow_time, PIIX4PMState), |
324 | 4cf3e6f3 | Alex Williamson | VMSTATE_STRUCT(gpe, PIIX4PMState, 2, vmstate_gpe, struct gpe_regs), |
325 | 4cf3e6f3 | Alex Williamson | VMSTATE_STRUCT(pci0_status, PIIX4PMState, 2, vmstate_pci_status,
|
326 | 4cf3e6f3 | Alex Williamson | struct pci_status),
|
327 | 93d89f63 | Isaku Yamahata | VMSTATE_END_OF_LIST() |
328 | 93d89f63 | Isaku Yamahata | } |
329 | 93d89f63 | Isaku Yamahata | }; |
330 | 93d89f63 | Isaku Yamahata | |
331 | 93d89f63 | Isaku Yamahata | static void piix4_reset(void *opaque) |
332 | 93d89f63 | Isaku Yamahata | { |
333 | 93d89f63 | Isaku Yamahata | PIIX4PMState *s = opaque; |
334 | 93d89f63 | Isaku Yamahata | uint8_t *pci_conf = s->dev.config; |
335 | 93d89f63 | Isaku Yamahata | |
336 | 93d89f63 | Isaku Yamahata | pci_conf[0x58] = 0; |
337 | 93d89f63 | Isaku Yamahata | pci_conf[0x59] = 0; |
338 | 93d89f63 | Isaku Yamahata | pci_conf[0x5a] = 0; |
339 | 93d89f63 | Isaku Yamahata | pci_conf[0x5b] = 0; |
340 | 93d89f63 | Isaku Yamahata | |
341 | 93d89f63 | Isaku Yamahata | if (s->kvm_enabled) {
|
342 | 93d89f63 | Isaku Yamahata | /* Mark SMM as already inited (until KVM supports SMM). */
|
343 | 93d89f63 | Isaku Yamahata | pci_conf[0x5B] = 0x02; |
344 | 93d89f63 | Isaku Yamahata | } |
345 | 93d89f63 | Isaku Yamahata | } |
346 | 93d89f63 | Isaku Yamahata | |
347 | 93d89f63 | Isaku Yamahata | static void piix4_powerdown(void *opaque, int irq, int power_failing) |
348 | 93d89f63 | Isaku Yamahata | { |
349 | 93d89f63 | Isaku Yamahata | PIIX4PMState *s = opaque; |
350 | 93d89f63 | Isaku Yamahata | |
351 | 93d89f63 | Isaku Yamahata | if (!s) {
|
352 | 93d89f63 | Isaku Yamahata | qemu_system_shutdown_request(); |
353 | 93d89f63 | Isaku Yamahata | } else if (s->pmen & ACPI_BITMASK_POWER_BUTTON_ENABLE) { |
354 | 93d89f63 | Isaku Yamahata | s->pmsts |= ACPI_BITMASK_POWER_BUTTON_STATUS; |
355 | 93d89f63 | Isaku Yamahata | pm_update_sci(s); |
356 | 93d89f63 | Isaku Yamahata | } |
357 | 93d89f63 | Isaku Yamahata | } |
358 | 93d89f63 | Isaku Yamahata | |
359 | e8ec0571 | Isaku Yamahata | static int piix4_pm_initfn(PCIDevice *dev) |
360 | 93d89f63 | Isaku Yamahata | { |
361 | e8ec0571 | Isaku Yamahata | PIIX4PMState *s = DO_UPCAST(PIIX4PMState, dev, dev); |
362 | 93d89f63 | Isaku Yamahata | uint8_t *pci_conf; |
363 | 93d89f63 | Isaku Yamahata | |
364 | 93d89f63 | Isaku Yamahata | pci_conf = s->dev.config; |
365 | 93d89f63 | Isaku Yamahata | pci_config_set_vendor_id(pci_conf, PCI_VENDOR_ID_INTEL); |
366 | 93d89f63 | Isaku Yamahata | pci_config_set_device_id(pci_conf, PCI_DEVICE_ID_INTEL_82371AB_3); |
367 | 93d89f63 | Isaku Yamahata | pci_conf[0x06] = 0x80; |
368 | 93d89f63 | Isaku Yamahata | pci_conf[0x07] = 0x02; |
369 | 93d89f63 | Isaku Yamahata | pci_conf[0x08] = 0x03; // revision number |
370 | 93d89f63 | Isaku Yamahata | pci_conf[0x09] = 0x00; |
371 | 93d89f63 | Isaku Yamahata | pci_config_set_class(pci_conf, PCI_CLASS_BRIDGE_OTHER); |
372 | 93d89f63 | Isaku Yamahata | pci_conf[PCI_HEADER_TYPE] = PCI_HEADER_TYPE_NORMAL; // header_type
|
373 | 93d89f63 | Isaku Yamahata | pci_conf[0x3d] = 0x01; // interrupt pin 1 |
374 | 93d89f63 | Isaku Yamahata | |
375 | 93d89f63 | Isaku Yamahata | pci_conf[0x40] = 0x01; /* PM io base read only bit */ |
376 | 93d89f63 | Isaku Yamahata | |
377 | 93d89f63 | Isaku Yamahata | /* APM */
|
378 | 93d89f63 | Isaku Yamahata | apm_init(&s->apm, apm_ctrl_changed, s); |
379 | 93d89f63 | Isaku Yamahata | |
380 | 93d89f63 | Isaku Yamahata | register_ioport_write(ACPI_DBG_IO_ADDR, 4, 4, acpi_dbg_writel, s); |
381 | 93d89f63 | Isaku Yamahata | |
382 | 93d89f63 | Isaku Yamahata | if (s->kvm_enabled) {
|
383 | 93d89f63 | Isaku Yamahata | /* Mark SMM as already inited to prevent SMM from running. KVM does not
|
384 | 93d89f63 | Isaku Yamahata | * support SMM mode. */
|
385 | 93d89f63 | Isaku Yamahata | pci_conf[0x5B] = 0x02; |
386 | 93d89f63 | Isaku Yamahata | } |
387 | 93d89f63 | Isaku Yamahata | |
388 | 93d89f63 | Isaku Yamahata | /* XXX: which specification is used ? The i82731AB has different
|
389 | 93d89f63 | Isaku Yamahata | mappings */
|
390 | 93d89f63 | Isaku Yamahata | pci_conf[0x5f] = (parallel_hds[0] != NULL ? 0x80 : 0) | 0x10; |
391 | 93d89f63 | Isaku Yamahata | pci_conf[0x63] = 0x60; |
392 | 93d89f63 | Isaku Yamahata | pci_conf[0x67] = (serial_hds[0] != NULL ? 0x08 : 0) | |
393 | 93d89f63 | Isaku Yamahata | (serial_hds[1] != NULL ? 0x90 : 0); |
394 | 93d89f63 | Isaku Yamahata | |
395 | e8ec0571 | Isaku Yamahata | pci_conf[0x90] = s->smb_io_base | 1; |
396 | e8ec0571 | Isaku Yamahata | pci_conf[0x91] = s->smb_io_base >> 8; |
397 | 93d89f63 | Isaku Yamahata | pci_conf[0xd2] = 0x09; |
398 | e8ec0571 | Isaku Yamahata | register_ioport_write(s->smb_io_base, 64, 1, smb_ioport_writeb, &s->smb); |
399 | e8ec0571 | Isaku Yamahata | register_ioport_read(s->smb_io_base, 64, 1, smb_ioport_readb, &s->smb); |
400 | 93d89f63 | Isaku Yamahata | |
401 | 93d89f63 | Isaku Yamahata | s->tmr_timer = qemu_new_timer(vm_clock, pm_tmr_timer, s); |
402 | 93d89f63 | Isaku Yamahata | |
403 | 93d89f63 | Isaku Yamahata | qemu_system_powerdown = *qemu_allocate_irqs(piix4_powerdown, s, 1);
|
404 | 93d89f63 | Isaku Yamahata | |
405 | e8ec0571 | Isaku Yamahata | pm_smbus_init(&s->dev.qdev, &s->smb); |
406 | e8ec0571 | Isaku Yamahata | qemu_register_reset(piix4_reset, s); |
407 | ac404095 | Isaku Yamahata | piix4_acpi_system_hot_add_init(dev->bus, s); |
408 | e8ec0571 | Isaku Yamahata | |
409 | e8ec0571 | Isaku Yamahata | return 0; |
410 | e8ec0571 | Isaku Yamahata | } |
411 | e8ec0571 | Isaku Yamahata | |
412 | e8ec0571 | Isaku Yamahata | i2c_bus *piix4_pm_init(PCIBus *bus, int devfn, uint32_t smb_io_base,
|
413 | e8ec0571 | Isaku Yamahata | qemu_irq sci_irq, qemu_irq cmos_s3, qemu_irq smi_irq, |
414 | e8ec0571 | Isaku Yamahata | int kvm_enabled)
|
415 | e8ec0571 | Isaku Yamahata | { |
416 | e8ec0571 | Isaku Yamahata | PCIDevice *dev; |
417 | e8ec0571 | Isaku Yamahata | PIIX4PMState *s; |
418 | e8ec0571 | Isaku Yamahata | |
419 | e8ec0571 | Isaku Yamahata | dev = pci_create(bus, devfn, "PIIX4_PM");
|
420 | e8ec0571 | Isaku Yamahata | qdev_prop_set_uint32(&dev->qdev, "smb_io_base", smb_io_base);
|
421 | 93d89f63 | Isaku Yamahata | |
422 | e8ec0571 | Isaku Yamahata | s = DO_UPCAST(PIIX4PMState, dev, dev); |
423 | 93d89f63 | Isaku Yamahata | s->irq = sci_irq; |
424 | 93d89f63 | Isaku Yamahata | s->cmos_s3 = cmos_s3; |
425 | 93d89f63 | Isaku Yamahata | s->smi_irq = smi_irq; |
426 | e8ec0571 | Isaku Yamahata | s->kvm_enabled = kvm_enabled; |
427 | e8ec0571 | Isaku Yamahata | |
428 | e8ec0571 | Isaku Yamahata | qdev_init_nofail(&dev->qdev); |
429 | 93d89f63 | Isaku Yamahata | |
430 | 93d89f63 | Isaku Yamahata | return s->smb.smbus;
|
431 | 93d89f63 | Isaku Yamahata | } |
432 | 93d89f63 | Isaku Yamahata | |
433 | e8ec0571 | Isaku Yamahata | static PCIDeviceInfo piix4_pm_info = {
|
434 | e8ec0571 | Isaku Yamahata | .qdev.name = "PIIX4_PM",
|
435 | e8ec0571 | Isaku Yamahata | .qdev.desc = "PM",
|
436 | e8ec0571 | Isaku Yamahata | .qdev.size = sizeof(PIIX4PMState),
|
437 | e8ec0571 | Isaku Yamahata | .qdev.vmsd = &vmstate_acpi, |
438 | e8ec0571 | Isaku Yamahata | .init = piix4_pm_initfn, |
439 | e8ec0571 | Isaku Yamahata | .config_write = pm_write_config, |
440 | e8ec0571 | Isaku Yamahata | .qdev.props = (Property[]) { |
441 | e8ec0571 | Isaku Yamahata | DEFINE_PROP_UINT32("smb_io_base", PIIX4PMState, smb_io_base, 0), |
442 | e8ec0571 | Isaku Yamahata | DEFINE_PROP_END_OF_LIST(), |
443 | e8ec0571 | Isaku Yamahata | } |
444 | e8ec0571 | Isaku Yamahata | }; |
445 | e8ec0571 | Isaku Yamahata | |
446 | e8ec0571 | Isaku Yamahata | static void piix4_pm_register(void) |
447 | e8ec0571 | Isaku Yamahata | { |
448 | e8ec0571 | Isaku Yamahata | pci_qdev_register(&piix4_pm_info); |
449 | e8ec0571 | Isaku Yamahata | } |
450 | e8ec0571 | Isaku Yamahata | |
451 | e8ec0571 | Isaku Yamahata | device_init(piix4_pm_register); |
452 | e8ec0571 | Isaku Yamahata | |
453 | 93d89f63 | Isaku Yamahata | static uint32_t gpe_read_val(uint16_t val, uint32_t addr)
|
454 | 93d89f63 | Isaku Yamahata | { |
455 | 93d89f63 | Isaku Yamahata | if (addr & 1) |
456 | 93d89f63 | Isaku Yamahata | return (val >> 8) & 0xff; |
457 | 93d89f63 | Isaku Yamahata | return val & 0xff; |
458 | 93d89f63 | Isaku Yamahata | } |
459 | 93d89f63 | Isaku Yamahata | |
460 | 93d89f63 | Isaku Yamahata | static uint32_t gpe_readb(void *opaque, uint32_t addr) |
461 | 93d89f63 | Isaku Yamahata | { |
462 | 93d89f63 | Isaku Yamahata | uint32_t val = 0;
|
463 | 93d89f63 | Isaku Yamahata | struct gpe_regs *g = opaque;
|
464 | 93d89f63 | Isaku Yamahata | switch (addr) {
|
465 | 93d89f63 | Isaku Yamahata | case GPE_BASE:
|
466 | 93d89f63 | Isaku Yamahata | case GPE_BASE + 1: |
467 | 93d89f63 | Isaku Yamahata | val = gpe_read_val(g->sts, addr); |
468 | 93d89f63 | Isaku Yamahata | break;
|
469 | 93d89f63 | Isaku Yamahata | case GPE_BASE + 2: |
470 | 93d89f63 | Isaku Yamahata | case GPE_BASE + 3: |
471 | 93d89f63 | Isaku Yamahata | val = gpe_read_val(g->en, addr); |
472 | 93d89f63 | Isaku Yamahata | break;
|
473 | 93d89f63 | Isaku Yamahata | default:
|
474 | 93d89f63 | Isaku Yamahata | break;
|
475 | 93d89f63 | Isaku Yamahata | } |
476 | 93d89f63 | Isaku Yamahata | |
477 | 50d8ff8b | Isaku Yamahata | PIIX4_DPRINTF("gpe read %x == %x\n", addr, val);
|
478 | 93d89f63 | Isaku Yamahata | return val;
|
479 | 93d89f63 | Isaku Yamahata | } |
480 | 93d89f63 | Isaku Yamahata | |
481 | 93d89f63 | Isaku Yamahata | static void gpe_write_val(uint16_t *cur, int addr, uint32_t val) |
482 | 93d89f63 | Isaku Yamahata | { |
483 | 93d89f63 | Isaku Yamahata | if (addr & 1) |
484 | 93d89f63 | Isaku Yamahata | *cur = (*cur & 0xff) | (val << 8); |
485 | 93d89f63 | Isaku Yamahata | else
|
486 | 93d89f63 | Isaku Yamahata | *cur = (*cur & 0xff00) | (val & 0xff); |
487 | 93d89f63 | Isaku Yamahata | } |
488 | 93d89f63 | Isaku Yamahata | |
489 | 93d89f63 | Isaku Yamahata | static void gpe_reset_val(uint16_t *cur, int addr, uint32_t val) |
490 | 93d89f63 | Isaku Yamahata | { |
491 | 93d89f63 | Isaku Yamahata | uint16_t x1, x0 = val & 0xff;
|
492 | 93d89f63 | Isaku Yamahata | int shift = (addr & 1) ? 8 : 0; |
493 | 93d89f63 | Isaku Yamahata | |
494 | 93d89f63 | Isaku Yamahata | x1 = (*cur >> shift) & 0xff;
|
495 | 93d89f63 | Isaku Yamahata | |
496 | 93d89f63 | Isaku Yamahata | x1 = x1 & ~x0; |
497 | 93d89f63 | Isaku Yamahata | |
498 | 93d89f63 | Isaku Yamahata | *cur = (*cur & (0xff << (8 - shift))) | (x1 << shift); |
499 | 93d89f63 | Isaku Yamahata | } |
500 | 93d89f63 | Isaku Yamahata | |
501 | 93d89f63 | Isaku Yamahata | static void gpe_writeb(void *opaque, uint32_t addr, uint32_t val) |
502 | 93d89f63 | Isaku Yamahata | { |
503 | 93d89f63 | Isaku Yamahata | struct gpe_regs *g = opaque;
|
504 | 93d89f63 | Isaku Yamahata | switch (addr) {
|
505 | 93d89f63 | Isaku Yamahata | case GPE_BASE:
|
506 | 93d89f63 | Isaku Yamahata | case GPE_BASE + 1: |
507 | 93d89f63 | Isaku Yamahata | gpe_reset_val(&g->sts, addr, val); |
508 | 93d89f63 | Isaku Yamahata | break;
|
509 | 93d89f63 | Isaku Yamahata | case GPE_BASE + 2: |
510 | 93d89f63 | Isaku Yamahata | case GPE_BASE + 3: |
511 | 93d89f63 | Isaku Yamahata | gpe_write_val(&g->en, addr, val); |
512 | 93d89f63 | Isaku Yamahata | break;
|
513 | 93d89f63 | Isaku Yamahata | default:
|
514 | 93d89f63 | Isaku Yamahata | break;
|
515 | 93d89f63 | Isaku Yamahata | } |
516 | 93d89f63 | Isaku Yamahata | |
517 | 50d8ff8b | Isaku Yamahata | PIIX4_DPRINTF("gpe write %x <== %d\n", addr, val);
|
518 | 93d89f63 | Isaku Yamahata | } |
519 | 93d89f63 | Isaku Yamahata | |
520 | 93d89f63 | Isaku Yamahata | static uint32_t pcihotplug_read(void *opaque, uint32_t addr) |
521 | 93d89f63 | Isaku Yamahata | { |
522 | 93d89f63 | Isaku Yamahata | uint32_t val = 0;
|
523 | 93d89f63 | Isaku Yamahata | struct pci_status *g = opaque;
|
524 | 93d89f63 | Isaku Yamahata | switch (addr) {
|
525 | 93d89f63 | Isaku Yamahata | case PCI_BASE:
|
526 | 93d89f63 | Isaku Yamahata | val = g->up; |
527 | 93d89f63 | Isaku Yamahata | break;
|
528 | 93d89f63 | Isaku Yamahata | case PCI_BASE + 4: |
529 | 93d89f63 | Isaku Yamahata | val = g->down; |
530 | 93d89f63 | Isaku Yamahata | break;
|
531 | 93d89f63 | Isaku Yamahata | default:
|
532 | 93d89f63 | Isaku Yamahata | break;
|
533 | 93d89f63 | Isaku Yamahata | } |
534 | 93d89f63 | Isaku Yamahata | |
535 | 50d8ff8b | Isaku Yamahata | PIIX4_DPRINTF("pcihotplug read %x == %x\n", addr, val);
|
536 | 93d89f63 | Isaku Yamahata | return val;
|
537 | 93d89f63 | Isaku Yamahata | } |
538 | 93d89f63 | Isaku Yamahata | |
539 | 93d89f63 | Isaku Yamahata | static void pcihotplug_write(void *opaque, uint32_t addr, uint32_t val) |
540 | 93d89f63 | Isaku Yamahata | { |
541 | 93d89f63 | Isaku Yamahata | struct pci_status *g = opaque;
|
542 | 93d89f63 | Isaku Yamahata | switch (addr) {
|
543 | 93d89f63 | Isaku Yamahata | case PCI_BASE:
|
544 | 93d89f63 | Isaku Yamahata | g->up = val; |
545 | 93d89f63 | Isaku Yamahata | break;
|
546 | 93d89f63 | Isaku Yamahata | case PCI_BASE + 4: |
547 | 93d89f63 | Isaku Yamahata | g->down = val; |
548 | 93d89f63 | Isaku Yamahata | break;
|
549 | 93d89f63 | Isaku Yamahata | } |
550 | 93d89f63 | Isaku Yamahata | |
551 | 50d8ff8b | Isaku Yamahata | PIIX4_DPRINTF("pcihotplug write %x <== %d\n", addr, val);
|
552 | 93d89f63 | Isaku Yamahata | } |
553 | 93d89f63 | Isaku Yamahata | |
554 | 93d89f63 | Isaku Yamahata | static uint32_t pciej_read(void *opaque, uint32_t addr) |
555 | 93d89f63 | Isaku Yamahata | { |
556 | 50d8ff8b | Isaku Yamahata | PIIX4_DPRINTF("pciej read %x\n", addr);
|
557 | 93d89f63 | Isaku Yamahata | return 0; |
558 | 93d89f63 | Isaku Yamahata | } |
559 | 93d89f63 | Isaku Yamahata | |
560 | 93d89f63 | Isaku Yamahata | static void pciej_write(void *opaque, uint32_t addr, uint32_t val) |
561 | 93d89f63 | Isaku Yamahata | { |
562 | 93d89f63 | Isaku Yamahata | BusState *bus = opaque; |
563 | 93d89f63 | Isaku Yamahata | DeviceState *qdev, *next; |
564 | 93d89f63 | Isaku Yamahata | PCIDevice *dev; |
565 | 93d89f63 | Isaku Yamahata | int slot = ffs(val) - 1; |
566 | 93d89f63 | Isaku Yamahata | |
567 | 93d89f63 | Isaku Yamahata | QLIST_FOREACH_SAFE(qdev, &bus->children, sibling, next) { |
568 | 93d89f63 | Isaku Yamahata | dev = DO_UPCAST(PCIDevice, qdev, qdev); |
569 | 93d89f63 | Isaku Yamahata | if (PCI_SLOT(dev->devfn) == slot) {
|
570 | 93d89f63 | Isaku Yamahata | qdev_free(qdev); |
571 | 93d89f63 | Isaku Yamahata | } |
572 | 93d89f63 | Isaku Yamahata | } |
573 | 93d89f63 | Isaku Yamahata | |
574 | 93d89f63 | Isaku Yamahata | |
575 | 50d8ff8b | Isaku Yamahata | PIIX4_DPRINTF("pciej write %x <== %d\n", addr, val);
|
576 | 93d89f63 | Isaku Yamahata | } |
577 | 93d89f63 | Isaku Yamahata | |
578 | 87c30546 | Isaku Yamahata | static int piix4_device_hotplug(DeviceState *qdev, PCIDevice *dev, int state); |
579 | 93d89f63 | Isaku Yamahata | |
580 | ac404095 | Isaku Yamahata | static void piix4_acpi_system_hot_add_init(PCIBus *bus, PIIX4PMState *s) |
581 | 93d89f63 | Isaku Yamahata | { |
582 | ac404095 | Isaku Yamahata | struct gpe_regs *gpe = &s->gpe;
|
583 | ac404095 | Isaku Yamahata | struct pci_status *pci0_status = &s->pci0_status;
|
584 | 93d89f63 | Isaku Yamahata | |
585 | ac404095 | Isaku Yamahata | register_ioport_write(GPE_BASE, 4, 1, gpe_writeb, gpe); |
586 | ac404095 | Isaku Yamahata | register_ioport_read(GPE_BASE, 4, 1, gpe_readb, gpe); |
587 | ac404095 | Isaku Yamahata | |
588 | ac404095 | Isaku Yamahata | register_ioport_write(PCI_BASE, 8, 4, pcihotplug_write, pci0_status); |
589 | ac404095 | Isaku Yamahata | register_ioport_read(PCI_BASE, 8, 4, pcihotplug_read, pci0_status); |
590 | 93d89f63 | Isaku Yamahata | |
591 | 93d89f63 | Isaku Yamahata | register_ioport_write(PCI_EJ_BASE, 4, 4, pciej_write, bus); |
592 | 93d89f63 | Isaku Yamahata | register_ioport_read(PCI_EJ_BASE, 4, 4, pciej_read, bus); |
593 | 93d89f63 | Isaku Yamahata | |
594 | ac404095 | Isaku Yamahata | pci_bus_hotplug(bus, piix4_device_hotplug, &s->dev.qdev); |
595 | 93d89f63 | Isaku Yamahata | } |
596 | 93d89f63 | Isaku Yamahata | |
597 | ac404095 | Isaku Yamahata | static void enable_device(PIIX4PMState *s, int slot) |
598 | 93d89f63 | Isaku Yamahata | { |
599 | ac404095 | Isaku Yamahata | s->gpe.sts |= 2;
|
600 | ac404095 | Isaku Yamahata | s->pci0_status.up |= (1 << slot);
|
601 | 93d89f63 | Isaku Yamahata | } |
602 | 93d89f63 | Isaku Yamahata | |
603 | ac404095 | Isaku Yamahata | static void disable_device(PIIX4PMState *s, int slot) |
604 | 93d89f63 | Isaku Yamahata | { |
605 | ac404095 | Isaku Yamahata | s->gpe.sts |= 2;
|
606 | ac404095 | Isaku Yamahata | s->pci0_status.down |= (1 << slot);
|
607 | 93d89f63 | Isaku Yamahata | } |
608 | 93d89f63 | Isaku Yamahata | |
609 | 87c30546 | Isaku Yamahata | static int piix4_device_hotplug(DeviceState *qdev, PCIDevice *dev, int state) |
610 | 93d89f63 | Isaku Yamahata | { |
611 | 93d89f63 | Isaku Yamahata | int slot = PCI_SLOT(dev->devfn);
|
612 | ac404095 | Isaku Yamahata | PIIX4PMState *s = DO_UPCAST(PIIX4PMState, dev, |
613 | ac404095 | Isaku Yamahata | DO_UPCAST(PCIDevice, qdev, qdev)); |
614 | 93d89f63 | Isaku Yamahata | |
615 | ac404095 | Isaku Yamahata | s->pci0_status.up = 0;
|
616 | ac404095 | Isaku Yamahata | s->pci0_status.down = 0;
|
617 | ac404095 | Isaku Yamahata | if (state) {
|
618 | ac404095 | Isaku Yamahata | enable_device(s, slot); |
619 | ac404095 | Isaku Yamahata | } else {
|
620 | ac404095 | Isaku Yamahata | disable_device(s, slot); |
621 | ac404095 | Isaku Yamahata | } |
622 | ac404095 | Isaku Yamahata | if (s->gpe.en & 2) { |
623 | ac404095 | Isaku Yamahata | qemu_set_irq(s->irq, 1);
|
624 | ac404095 | Isaku Yamahata | qemu_set_irq(s->irq, 0);
|
625 | 93d89f63 | Isaku Yamahata | } |
626 | 93d89f63 | Isaku Yamahata | return 0; |
627 | 93d89f63 | Isaku Yamahata | } |