Statistics
| Branch: | Revision:

root / target-openrisc / translate.c @ a8170e5e

History | View | Annotate | Download (55.1 kB)

# Date Author Comment
fdefe51c 09/27/2012 10:38 pm Richard Henderson

Emit debug_insn for CPU_LOG_TB_OP_OPT as well.

For all targets that currently call tcg_gen_debug_insn_start,
add CPU_LOG_TB_OP_OPT to the condition that gates it.

This is useful for comparing optimization dumps, when the
pre-optimization dump is merely noise....

4dd044c6 07/28/2012 12:13 am Jia Liu

target-or32: Add system instructions

Add OpenRISC system instructions.

Signed-off-by: Jia Liu <>
Signed-off-by: Blue Swirl <>

bbe418f2 07/28/2012 12:13 am Jia Liu

target-or32: Add instruction translation

Add OpenRISC instruction tanslation routines.

Signed-off-by: Jia Liu <>
Signed-off-by: Blue Swirl <>

e67db06e 07/28/2012 12:12 am Jia Liu

target-or32: Add target stubs and QOM cpu

Add OpenRISC target stubs, QOM cpu and basic machine.

Signed-off-by: Jia Liu <>
Signed-off-by: Blue Swirl <>