root / hw / net / ne2000.c @ a8aec295
History | View | Annotate | Download (22.7 kB)
1 | 80cabfad | bellard | /*
|
---|---|---|---|
2 | 80cabfad | bellard | * QEMU NE2000 emulation
|
3 | 5fafdf24 | ths | *
|
4 | 80cabfad | bellard | * Copyright (c) 2003-2004 Fabrice Bellard
|
5 | 5fafdf24 | ths | *
|
6 | 80cabfad | bellard | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 | 80cabfad | bellard | * of this software and associated documentation files (the "Software"), to deal
|
8 | 80cabfad | bellard | * in the Software without restriction, including without limitation the rights
|
9 | 80cabfad | bellard | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 | 80cabfad | bellard | * copies of the Software, and to permit persons to whom the Software is
|
11 | 80cabfad | bellard | * furnished to do so, subject to the following conditions:
|
12 | 80cabfad | bellard | *
|
13 | 80cabfad | bellard | * The above copyright notice and this permission notice shall be included in
|
14 | 80cabfad | bellard | * all copies or substantial portions of the Software.
|
15 | 80cabfad | bellard | *
|
16 | 80cabfad | bellard | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 | 80cabfad | bellard | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 | 80cabfad | bellard | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 | 80cabfad | bellard | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 | 80cabfad | bellard | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 | 80cabfad | bellard | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 | 80cabfad | bellard | * THE SOFTWARE.
|
23 | 80cabfad | bellard | */
|
24 | 83c9f4ca | Paolo Bonzini | #include "hw/hw.h" |
25 | 83c9f4ca | Paolo Bonzini | #include "hw/pci/pci.h" |
26 | 1422e32d | Paolo Bonzini | #include "net/net.h" |
27 | 47b43a1f | Paolo Bonzini | #include "ne2000.h" |
28 | 83c9f4ca | Paolo Bonzini | #include "hw/loader.h" |
29 | 9c17d615 | Paolo Bonzini | #include "sysemu/sysemu.h" |
30 | 80cabfad | bellard | |
31 | 80cabfad | bellard | /* debug NE2000 card */
|
32 | 80cabfad | bellard | //#define DEBUG_NE2000
|
33 | 80cabfad | bellard | |
34 | b41a2cd1 | bellard | #define MAX_ETH_FRAME_SIZE 1514 |
35 | 80cabfad | bellard | |
36 | 80cabfad | bellard | #define E8390_CMD 0x00 /* The command register (for all pages) */ |
37 | 80cabfad | bellard | /* Page 0 register offsets. */
|
38 | 80cabfad | bellard | #define EN0_CLDALO 0x01 /* Low byte of current local dma addr RD */ |
39 | 80cabfad | bellard | #define EN0_STARTPG 0x01 /* Starting page of ring bfr WR */ |
40 | 80cabfad | bellard | #define EN0_CLDAHI 0x02 /* High byte of current local dma addr RD */ |
41 | 80cabfad | bellard | #define EN0_STOPPG 0x02 /* Ending page +1 of ring bfr WR */ |
42 | 80cabfad | bellard | #define EN0_BOUNDARY 0x03 /* Boundary page of ring bfr RD WR */ |
43 | 80cabfad | bellard | #define EN0_TSR 0x04 /* Transmit status reg RD */ |
44 | 80cabfad | bellard | #define EN0_TPSR 0x04 /* Transmit starting page WR */ |
45 | 80cabfad | bellard | #define EN0_NCR 0x05 /* Number of collision reg RD */ |
46 | 80cabfad | bellard | #define EN0_TCNTLO 0x05 /* Low byte of tx byte count WR */ |
47 | 80cabfad | bellard | #define EN0_FIFO 0x06 /* FIFO RD */ |
48 | 80cabfad | bellard | #define EN0_TCNTHI 0x06 /* High byte of tx byte count WR */ |
49 | 80cabfad | bellard | #define EN0_ISR 0x07 /* Interrupt status reg RD WR */ |
50 | 80cabfad | bellard | #define EN0_CRDALO 0x08 /* low byte of current remote dma address RD */ |
51 | 80cabfad | bellard | #define EN0_RSARLO 0x08 /* Remote start address reg 0 */ |
52 | 80cabfad | bellard | #define EN0_CRDAHI 0x09 /* high byte, current remote dma address RD */ |
53 | 80cabfad | bellard | #define EN0_RSARHI 0x09 /* Remote start address reg 1 */ |
54 | 80cabfad | bellard | #define EN0_RCNTLO 0x0a /* Remote byte count reg WR */ |
55 | 089af991 | bellard | #define EN0_RTL8029ID0 0x0a /* Realtek ID byte #1 RD */ |
56 | 80cabfad | bellard | #define EN0_RCNTHI 0x0b /* Remote byte count reg WR */ |
57 | 089af991 | bellard | #define EN0_RTL8029ID1 0x0b /* Realtek ID byte #2 RD */ |
58 | 80cabfad | bellard | #define EN0_RSR 0x0c /* rx status reg RD */ |
59 | 80cabfad | bellard | #define EN0_RXCR 0x0c /* RX configuration reg WR */ |
60 | 80cabfad | bellard | #define EN0_TXCR 0x0d /* TX configuration reg WR */ |
61 | 80cabfad | bellard | #define EN0_COUNTER0 0x0d /* Rcv alignment error counter RD */ |
62 | 80cabfad | bellard | #define EN0_DCFG 0x0e /* Data configuration reg WR */ |
63 | 80cabfad | bellard | #define EN0_COUNTER1 0x0e /* Rcv CRC error counter RD */ |
64 | 80cabfad | bellard | #define EN0_IMR 0x0f /* Interrupt mask reg WR */ |
65 | 80cabfad | bellard | #define EN0_COUNTER2 0x0f /* Rcv missed frame error counter RD */ |
66 | 80cabfad | bellard | |
67 | 80cabfad | bellard | #define EN1_PHYS 0x11 |
68 | 80cabfad | bellard | #define EN1_CURPAG 0x17 |
69 | 80cabfad | bellard | #define EN1_MULT 0x18 |
70 | 80cabfad | bellard | |
71 | a343df16 | bellard | #define EN2_STARTPG 0x21 /* Starting page of ring bfr RD */ |
72 | a343df16 | bellard | #define EN2_STOPPG 0x22 /* Ending page +1 of ring bfr RD */ |
73 | a343df16 | bellard | |
74 | 089af991 | bellard | #define EN3_CONFIG0 0x33 |
75 | 089af991 | bellard | #define EN3_CONFIG1 0x34 |
76 | 089af991 | bellard | #define EN3_CONFIG2 0x35 |
77 | 089af991 | bellard | #define EN3_CONFIG3 0x36 |
78 | 089af991 | bellard | |
79 | 80cabfad | bellard | /* Register accessed at EN_CMD, the 8390 base addr. */
|
80 | 80cabfad | bellard | #define E8390_STOP 0x01 /* Stop and reset the chip */ |
81 | 80cabfad | bellard | #define E8390_START 0x02 /* Start the chip, clear reset */ |
82 | 80cabfad | bellard | #define E8390_TRANS 0x04 /* Transmit a frame */ |
83 | 80cabfad | bellard | #define E8390_RREAD 0x08 /* Remote read */ |
84 | 80cabfad | bellard | #define E8390_RWRITE 0x10 /* Remote write */ |
85 | 80cabfad | bellard | #define E8390_NODMA 0x20 /* Remote DMA */ |
86 | 80cabfad | bellard | #define E8390_PAGE0 0x00 /* Select page chip registers */ |
87 | 80cabfad | bellard | #define E8390_PAGE1 0x40 /* using the two high-order bits */ |
88 | 80cabfad | bellard | #define E8390_PAGE2 0x80 /* Page 3 is invalid. */ |
89 | 80cabfad | bellard | |
90 | 80cabfad | bellard | /* Bits in EN0_ISR - Interrupt status register */
|
91 | 80cabfad | bellard | #define ENISR_RX 0x01 /* Receiver, no error */ |
92 | 80cabfad | bellard | #define ENISR_TX 0x02 /* Transmitter, no error */ |
93 | 80cabfad | bellard | #define ENISR_RX_ERR 0x04 /* Receiver, with error */ |
94 | 80cabfad | bellard | #define ENISR_TX_ERR 0x08 /* Transmitter, with error */ |
95 | 80cabfad | bellard | #define ENISR_OVER 0x10 /* Receiver overwrote the ring */ |
96 | 80cabfad | bellard | #define ENISR_COUNTERS 0x20 /* Counters need emptying */ |
97 | 80cabfad | bellard | #define ENISR_RDC 0x40 /* remote dma complete */ |
98 | 80cabfad | bellard | #define ENISR_RESET 0x80 /* Reset completed */ |
99 | 80cabfad | bellard | #define ENISR_ALL 0x3f /* Interrupts we will enable */ |
100 | 80cabfad | bellard | |
101 | 80cabfad | bellard | /* Bits in received packet status byte and EN0_RSR*/
|
102 | 80cabfad | bellard | #define ENRSR_RXOK 0x01 /* Received a good packet */ |
103 | 80cabfad | bellard | #define ENRSR_CRC 0x02 /* CRC error */ |
104 | 80cabfad | bellard | #define ENRSR_FAE 0x04 /* frame alignment error */ |
105 | 80cabfad | bellard | #define ENRSR_FO 0x08 /* FIFO overrun */ |
106 | 80cabfad | bellard | #define ENRSR_MPA 0x10 /* missed pkt */ |
107 | 80cabfad | bellard | #define ENRSR_PHY 0x20 /* physical/multicast address */ |
108 | 80cabfad | bellard | #define ENRSR_DIS 0x40 /* receiver disable. set in monitor mode */ |
109 | 80cabfad | bellard | #define ENRSR_DEF 0x80 /* deferring */ |
110 | 80cabfad | bellard | |
111 | 80cabfad | bellard | /* Transmitted packet status, EN0_TSR. */
|
112 | 80cabfad | bellard | #define ENTSR_PTX 0x01 /* Packet transmitted without error */ |
113 | 80cabfad | bellard | #define ENTSR_ND 0x02 /* The transmit wasn't deferred. */ |
114 | 80cabfad | bellard | #define ENTSR_COL 0x04 /* The transmit collided at least once. */ |
115 | 80cabfad | bellard | #define ENTSR_ABT 0x08 /* The transmit collided 16 times, and was deferred. */ |
116 | 80cabfad | bellard | #define ENTSR_CRS 0x10 /* The carrier sense was lost. */ |
117 | 80cabfad | bellard | #define ENTSR_FU 0x20 /* A "FIFO underrun" occurred during transmit. */ |
118 | 80cabfad | bellard | #define ENTSR_CDH 0x40 /* The collision detect "heartbeat" signal was lost. */ |
119 | 80cabfad | bellard | #define ENTSR_OWC 0x80 /* There was an out-of-window collision. */ |
120 | 80cabfad | bellard | |
121 | 2b7a050a | Juan Quintela | typedef struct PCINE2000State { |
122 | 2b7a050a | Juan Quintela | PCIDevice dev; |
123 | 2b7a050a | Juan Quintela | NE2000State ne2000; |
124 | 2b7a050a | Juan Quintela | } PCINE2000State; |
125 | 2b7a050a | Juan Quintela | |
126 | 9453c5bc | Gerd Hoffmann | void ne2000_reset(NE2000State *s)
|
127 | 80cabfad | bellard | { |
128 | 80cabfad | bellard | int i;
|
129 | 80cabfad | bellard | |
130 | 80cabfad | bellard | s->isr = ENISR_RESET; |
131 | 93db6685 | Gerd Hoffmann | memcpy(s->mem, &s->c.macaddr, 6);
|
132 | 80cabfad | bellard | s->mem[14] = 0x57; |
133 | 80cabfad | bellard | s->mem[15] = 0x57; |
134 | 80cabfad | bellard | |
135 | 80cabfad | bellard | /* duplicate prom data */
|
136 | 80cabfad | bellard | for(i = 15;i >= 0; i--) { |
137 | 80cabfad | bellard | s->mem[2 * i] = s->mem[i];
|
138 | 80cabfad | bellard | s->mem[2 * i + 1] = s->mem[i]; |
139 | 80cabfad | bellard | } |
140 | 80cabfad | bellard | } |
141 | 80cabfad | bellard | |
142 | 80cabfad | bellard | static void ne2000_update_irq(NE2000State *s) |
143 | 80cabfad | bellard | { |
144 | 80cabfad | bellard | int isr;
|
145 | a343df16 | bellard | isr = (s->isr & s->imr) & 0x7f;
|
146 | a541f297 | bellard | #if defined(DEBUG_NE2000)
|
147 | d537cf6c | pbrook | printf("NE2000: Set IRQ to %d (%02x %02x)\n",
|
148 | d537cf6c | pbrook | isr ? 1 : 0, s->isr, s->imr); |
149 | a541f297 | bellard | #endif
|
150 | d537cf6c | pbrook | qemu_set_irq(s->irq, (isr != 0));
|
151 | 80cabfad | bellard | } |
152 | 80cabfad | bellard | |
153 | d861b05e | pbrook | static int ne2000_buffer_full(NE2000State *s) |
154 | 80cabfad | bellard | { |
155 | 80cabfad | bellard | int avail, index, boundary;
|
156 | d861b05e | pbrook | |
157 | 80cabfad | bellard | index = s->curpag << 8;
|
158 | 80cabfad | bellard | boundary = s->boundary << 8;
|
159 | 28c1c656 | ths | if (index < boundary)
|
160 | 80cabfad | bellard | avail = boundary - index; |
161 | 80cabfad | bellard | else
|
162 | 80cabfad | bellard | avail = (s->stop - s->start) - (index - boundary); |
163 | 80cabfad | bellard | if (avail < (MAX_ETH_FRAME_SIZE + 4)) |
164 | d861b05e | pbrook | return 1; |
165 | d861b05e | pbrook | return 0; |
166 | d861b05e | pbrook | } |
167 | d861b05e | pbrook | |
168 | 4e68f7a0 | Stefan Hajnoczi | int ne2000_can_receive(NetClientState *nc)
|
169 | d861b05e | pbrook | { |
170 | cc1f0f45 | Jason Wang | NE2000State *s = qemu_get_nic_opaque(nc); |
171 | 3b46e624 | ths | |
172 | d861b05e | pbrook | if (s->cmd & E8390_STOP)
|
173 | e89f00e6 | aurel32 | return 1; |
174 | d861b05e | pbrook | return !ne2000_buffer_full(s);
|
175 | 80cabfad | bellard | } |
176 | 80cabfad | bellard | |
177 | b41a2cd1 | bellard | #define MIN_BUF_SIZE 60 |
178 | b41a2cd1 | bellard | |
179 | 4e68f7a0 | Stefan Hajnoczi | ssize_t ne2000_receive(NetClientState *nc, const uint8_t *buf, size_t size_)
|
180 | 80cabfad | bellard | { |
181 | cc1f0f45 | Jason Wang | NE2000State *s = qemu_get_nic_opaque(nc); |
182 | 4f1c942b | Mark McLoughlin | int size = size_;
|
183 | 80cabfad | bellard | uint8_t *p; |
184 | 0ae045ae | ths | unsigned int total_len, next, avail, len, index, mcast_idx; |
185 | b41a2cd1 | bellard | uint8_t buf1[60];
|
186 | 5fafdf24 | ths | static const uint8_t broadcast_macaddr[6] = |
187 | 7c9d8e07 | bellard | { 0xff, 0xff, 0xff, 0xff, 0xff, 0xff }; |
188 | 3b46e624 | ths | |
189 | 80cabfad | bellard | #if defined(DEBUG_NE2000)
|
190 | 80cabfad | bellard | printf("NE2000: received len=%d\n", size);
|
191 | 80cabfad | bellard | #endif
|
192 | 80cabfad | bellard | |
193 | d861b05e | pbrook | if (s->cmd & E8390_STOP || ne2000_buffer_full(s))
|
194 | 4f1c942b | Mark McLoughlin | return -1; |
195 | 3b46e624 | ths | |
196 | 7c9d8e07 | bellard | /* XXX: check this */
|
197 | 7c9d8e07 | bellard | if (s->rxcr & 0x10) { |
198 | 7c9d8e07 | bellard | /* promiscuous: receive all */
|
199 | 7c9d8e07 | bellard | } else {
|
200 | 7c9d8e07 | bellard | if (!memcmp(buf, broadcast_macaddr, 6)) { |
201 | 7c9d8e07 | bellard | /* broadcast address */
|
202 | 7c9d8e07 | bellard | if (!(s->rxcr & 0x04)) |
203 | 4f1c942b | Mark McLoughlin | return size;
|
204 | 7c9d8e07 | bellard | } else if (buf[0] & 0x01) { |
205 | 7c9d8e07 | bellard | /* multicast */
|
206 | 7c9d8e07 | bellard | if (!(s->rxcr & 0x08)) |
207 | 4f1c942b | Mark McLoughlin | return size;
|
208 | 7c9d8e07 | bellard | mcast_idx = compute_mcast_idx(buf); |
209 | 7c9d8e07 | bellard | if (!(s->mult[mcast_idx >> 3] & (1 << (mcast_idx & 7)))) |
210 | 4f1c942b | Mark McLoughlin | return size;
|
211 | 7c9d8e07 | bellard | } else if (s->mem[0] == buf[0] && |
212 | 3b46e624 | ths | s->mem[2] == buf[1] && |
213 | 3b46e624 | ths | s->mem[4] == buf[2] && |
214 | 3b46e624 | ths | s->mem[6] == buf[3] && |
215 | 3b46e624 | ths | s->mem[8] == buf[4] && |
216 | 7c9d8e07 | bellard | s->mem[10] == buf[5]) { |
217 | 7c9d8e07 | bellard | /* match */
|
218 | 7c9d8e07 | bellard | } else {
|
219 | 4f1c942b | Mark McLoughlin | return size;
|
220 | 7c9d8e07 | bellard | } |
221 | 7c9d8e07 | bellard | } |
222 | 7c9d8e07 | bellard | |
223 | 7c9d8e07 | bellard | |
224 | b41a2cd1 | bellard | /* if too small buffer, then expand it */
|
225 | b41a2cd1 | bellard | if (size < MIN_BUF_SIZE) {
|
226 | b41a2cd1 | bellard | memcpy(buf1, buf, size); |
227 | b41a2cd1 | bellard | memset(buf1 + size, 0, MIN_BUF_SIZE - size);
|
228 | b41a2cd1 | bellard | buf = buf1; |
229 | b41a2cd1 | bellard | size = MIN_BUF_SIZE; |
230 | b41a2cd1 | bellard | } |
231 | b41a2cd1 | bellard | |
232 | 80cabfad | bellard | index = s->curpag << 8;
|
233 | 80cabfad | bellard | /* 4 bytes for header */
|
234 | 80cabfad | bellard | total_len = size + 4;
|
235 | 80cabfad | bellard | /* address for next packet (4 bytes for CRC) */
|
236 | 80cabfad | bellard | next = index + ((total_len + 4 + 255) & ~0xff); |
237 | 80cabfad | bellard | if (next >= s->stop)
|
238 | 80cabfad | bellard | next -= (s->stop - s->start); |
239 | 80cabfad | bellard | /* prepare packet header */
|
240 | 80cabfad | bellard | p = s->mem + index; |
241 | 8d6c7eb8 | bellard | s->rsr = ENRSR_RXOK; /* receive status */
|
242 | 8d6c7eb8 | bellard | /* XXX: check this */
|
243 | 8d6c7eb8 | bellard | if (buf[0] & 0x01) |
244 | 8d6c7eb8 | bellard | s->rsr |= ENRSR_PHY; |
245 | 8d6c7eb8 | bellard | p[0] = s->rsr;
|
246 | 80cabfad | bellard | p[1] = next >> 8; |
247 | 80cabfad | bellard | p[2] = total_len;
|
248 | 80cabfad | bellard | p[3] = total_len >> 8; |
249 | 80cabfad | bellard | index += 4;
|
250 | 80cabfad | bellard | |
251 | 80cabfad | bellard | /* write packet data */
|
252 | 80cabfad | bellard | while (size > 0) { |
253 | 0ae045ae | ths | if (index <= s->stop)
|
254 | 0ae045ae | ths | avail = s->stop - index; |
255 | 0ae045ae | ths | else
|
256 | 0ae045ae | ths | avail = 0;
|
257 | 80cabfad | bellard | len = size; |
258 | 80cabfad | bellard | if (len > avail)
|
259 | 80cabfad | bellard | len = avail; |
260 | 80cabfad | bellard | memcpy(s->mem + index, buf, len); |
261 | 80cabfad | bellard | buf += len; |
262 | 80cabfad | bellard | index += len; |
263 | 80cabfad | bellard | if (index == s->stop)
|
264 | 80cabfad | bellard | index = s->start; |
265 | 80cabfad | bellard | size -= len; |
266 | 80cabfad | bellard | } |
267 | 80cabfad | bellard | s->curpag = next >> 8;
|
268 | 8d6c7eb8 | bellard | |
269 | 9f083493 | ths | /* now we can signal we have received something */
|
270 | 80cabfad | bellard | s->isr |= ENISR_RX; |
271 | 80cabfad | bellard | ne2000_update_irq(s); |
272 | 4f1c942b | Mark McLoughlin | |
273 | 4f1c942b | Mark McLoughlin | return size_;
|
274 | 80cabfad | bellard | } |
275 | 80cabfad | bellard | |
276 | 1ec4e1dd | Avi Kivity | static void ne2000_ioport_write(void *opaque, uint32_t addr, uint32_t val) |
277 | 80cabfad | bellard | { |
278 | b41a2cd1 | bellard | NE2000State *s = opaque; |
279 | 40545f84 | bellard | int offset, page, index;
|
280 | 80cabfad | bellard | |
281 | 80cabfad | bellard | addr &= 0xf;
|
282 | 80cabfad | bellard | #ifdef DEBUG_NE2000
|
283 | 80cabfad | bellard | printf("NE2000: write addr=0x%x val=0x%02x\n", addr, val);
|
284 | 80cabfad | bellard | #endif
|
285 | 80cabfad | bellard | if (addr == E8390_CMD) {
|
286 | 80cabfad | bellard | /* control register */
|
287 | 80cabfad | bellard | s->cmd = val; |
288 | a343df16 | bellard | if (!(val & E8390_STOP)) { /* START bit makes no sense on RTL8029... */ |
289 | ee9dbb29 | bellard | s->isr &= ~ENISR_RESET; |
290 | e91c8a77 | ths | /* test specific case: zero length transfer */
|
291 | 80cabfad | bellard | if ((val & (E8390_RREAD | E8390_RWRITE)) &&
|
292 | 80cabfad | bellard | s->rcnt == 0) {
|
293 | 80cabfad | bellard | s->isr |= ENISR_RDC; |
294 | 80cabfad | bellard | ne2000_update_irq(s); |
295 | 80cabfad | bellard | } |
296 | 80cabfad | bellard | if (val & E8390_TRANS) {
|
297 | 40545f84 | bellard | index = (s->tpsr << 8);
|
298 | 5fafdf24 | ths | /* XXX: next 2 lines are a hack to make netware 3.11 work */
|
299 | 40545f84 | bellard | if (index >= NE2000_PMEM_END)
|
300 | 40545f84 | bellard | index -= NE2000_PMEM_SIZE; |
301 | 40545f84 | bellard | /* fail safe: check range on the transmitted length */
|
302 | 40545f84 | bellard | if (index + s->tcnt <= NE2000_PMEM_END) {
|
303 | b356f76d | Jason Wang | qemu_send_packet(qemu_get_queue(s->nic), s->mem + index, |
304 | b356f76d | Jason Wang | s->tcnt); |
305 | 40545f84 | bellard | } |
306 | e91c8a77 | ths | /* signal end of transfer */
|
307 | 80cabfad | bellard | s->tsr = ENTSR_PTX; |
308 | 80cabfad | bellard | s->isr |= ENISR_TX; |
309 | 5fafdf24 | ths | s->cmd &= ~E8390_TRANS; |
310 | 80cabfad | bellard | ne2000_update_irq(s); |
311 | 80cabfad | bellard | } |
312 | 80cabfad | bellard | } |
313 | 80cabfad | bellard | } else {
|
314 | 80cabfad | bellard | page = s->cmd >> 6;
|
315 | 80cabfad | bellard | offset = addr | (page << 4);
|
316 | 80cabfad | bellard | switch(offset) {
|
317 | 80cabfad | bellard | case EN0_STARTPG:
|
318 | 80cabfad | bellard | s->start = val << 8;
|
319 | 80cabfad | bellard | break;
|
320 | 80cabfad | bellard | case EN0_STOPPG:
|
321 | 80cabfad | bellard | s->stop = val << 8;
|
322 | 80cabfad | bellard | break;
|
323 | 80cabfad | bellard | case EN0_BOUNDARY:
|
324 | 80cabfad | bellard | s->boundary = val; |
325 | 80cabfad | bellard | break;
|
326 | 80cabfad | bellard | case EN0_IMR:
|
327 | 80cabfad | bellard | s->imr = val; |
328 | 80cabfad | bellard | ne2000_update_irq(s); |
329 | 80cabfad | bellard | break;
|
330 | 80cabfad | bellard | case EN0_TPSR:
|
331 | 80cabfad | bellard | s->tpsr = val; |
332 | 80cabfad | bellard | break;
|
333 | 80cabfad | bellard | case EN0_TCNTLO:
|
334 | 80cabfad | bellard | s->tcnt = (s->tcnt & 0xff00) | val;
|
335 | 80cabfad | bellard | break;
|
336 | 80cabfad | bellard | case EN0_TCNTHI:
|
337 | 80cabfad | bellard | s->tcnt = (s->tcnt & 0x00ff) | (val << 8); |
338 | 80cabfad | bellard | break;
|
339 | 80cabfad | bellard | case EN0_RSARLO:
|
340 | 80cabfad | bellard | s->rsar = (s->rsar & 0xff00) | val;
|
341 | 80cabfad | bellard | break;
|
342 | 80cabfad | bellard | case EN0_RSARHI:
|
343 | 80cabfad | bellard | s->rsar = (s->rsar & 0x00ff) | (val << 8); |
344 | 80cabfad | bellard | break;
|
345 | 80cabfad | bellard | case EN0_RCNTLO:
|
346 | 80cabfad | bellard | s->rcnt = (s->rcnt & 0xff00) | val;
|
347 | 80cabfad | bellard | break;
|
348 | 80cabfad | bellard | case EN0_RCNTHI:
|
349 | 80cabfad | bellard | s->rcnt = (s->rcnt & 0x00ff) | (val << 8); |
350 | 80cabfad | bellard | break;
|
351 | 7c9d8e07 | bellard | case EN0_RXCR:
|
352 | 7c9d8e07 | bellard | s->rxcr = val; |
353 | 7c9d8e07 | bellard | break;
|
354 | 80cabfad | bellard | case EN0_DCFG:
|
355 | 80cabfad | bellard | s->dcfg = val; |
356 | 80cabfad | bellard | break;
|
357 | 80cabfad | bellard | case EN0_ISR:
|
358 | ee9dbb29 | bellard | s->isr &= ~(val & 0x7f);
|
359 | 80cabfad | bellard | ne2000_update_irq(s); |
360 | 80cabfad | bellard | break;
|
361 | 80cabfad | bellard | case EN1_PHYS ... EN1_PHYS + 5: |
362 | 80cabfad | bellard | s->phys[offset - EN1_PHYS] = val; |
363 | 80cabfad | bellard | break;
|
364 | 80cabfad | bellard | case EN1_CURPAG:
|
365 | 80cabfad | bellard | s->curpag = val; |
366 | 80cabfad | bellard | break;
|
367 | 80cabfad | bellard | case EN1_MULT ... EN1_MULT + 7: |
368 | 80cabfad | bellard | s->mult[offset - EN1_MULT] = val; |
369 | 80cabfad | bellard | break;
|
370 | 80cabfad | bellard | } |
371 | 80cabfad | bellard | } |
372 | 80cabfad | bellard | } |
373 | 80cabfad | bellard | |
374 | 1ec4e1dd | Avi Kivity | static uint32_t ne2000_ioport_read(void *opaque, uint32_t addr) |
375 | 80cabfad | bellard | { |
376 | b41a2cd1 | bellard | NE2000State *s = opaque; |
377 | 80cabfad | bellard | int offset, page, ret;
|
378 | 80cabfad | bellard | |
379 | 80cabfad | bellard | addr &= 0xf;
|
380 | 80cabfad | bellard | if (addr == E8390_CMD) {
|
381 | 80cabfad | bellard | ret = s->cmd; |
382 | 80cabfad | bellard | } else {
|
383 | 80cabfad | bellard | page = s->cmd >> 6;
|
384 | 80cabfad | bellard | offset = addr | (page << 4);
|
385 | 80cabfad | bellard | switch(offset) {
|
386 | 80cabfad | bellard | case EN0_TSR:
|
387 | 80cabfad | bellard | ret = s->tsr; |
388 | 80cabfad | bellard | break;
|
389 | 80cabfad | bellard | case EN0_BOUNDARY:
|
390 | 80cabfad | bellard | ret = s->boundary; |
391 | 80cabfad | bellard | break;
|
392 | 80cabfad | bellard | case EN0_ISR:
|
393 | 80cabfad | bellard | ret = s->isr; |
394 | 80cabfad | bellard | break;
|
395 | ee9dbb29 | bellard | case EN0_RSARLO:
|
396 | ee9dbb29 | bellard | ret = s->rsar & 0x00ff;
|
397 | ee9dbb29 | bellard | break;
|
398 | ee9dbb29 | bellard | case EN0_RSARHI:
|
399 | ee9dbb29 | bellard | ret = s->rsar >> 8;
|
400 | ee9dbb29 | bellard | break;
|
401 | 80cabfad | bellard | case EN1_PHYS ... EN1_PHYS + 5: |
402 | 80cabfad | bellard | ret = s->phys[offset - EN1_PHYS]; |
403 | 80cabfad | bellard | break;
|
404 | 80cabfad | bellard | case EN1_CURPAG:
|
405 | 80cabfad | bellard | ret = s->curpag; |
406 | 80cabfad | bellard | break;
|
407 | 80cabfad | bellard | case EN1_MULT ... EN1_MULT + 7: |
408 | 80cabfad | bellard | ret = s->mult[offset - EN1_MULT]; |
409 | 80cabfad | bellard | break;
|
410 | 8d6c7eb8 | bellard | case EN0_RSR:
|
411 | 8d6c7eb8 | bellard | ret = s->rsr; |
412 | 8d6c7eb8 | bellard | break;
|
413 | a343df16 | bellard | case EN2_STARTPG:
|
414 | a343df16 | bellard | ret = s->start >> 8;
|
415 | a343df16 | bellard | break;
|
416 | a343df16 | bellard | case EN2_STOPPG:
|
417 | a343df16 | bellard | ret = s->stop >> 8;
|
418 | a343df16 | bellard | break;
|
419 | 089af991 | bellard | case EN0_RTL8029ID0:
|
420 | 089af991 | bellard | ret = 0x50;
|
421 | 089af991 | bellard | break;
|
422 | 089af991 | bellard | case EN0_RTL8029ID1:
|
423 | 089af991 | bellard | ret = 0x43;
|
424 | 089af991 | bellard | break;
|
425 | 089af991 | bellard | case EN3_CONFIG0:
|
426 | 089af991 | bellard | ret = 0; /* 10baseT media */ |
427 | 089af991 | bellard | break;
|
428 | 089af991 | bellard | case EN3_CONFIG2:
|
429 | 089af991 | bellard | ret = 0x40; /* 10baseT active */ |
430 | 089af991 | bellard | break;
|
431 | 089af991 | bellard | case EN3_CONFIG3:
|
432 | 089af991 | bellard | ret = 0x40; /* Full duplex */ |
433 | 089af991 | bellard | break;
|
434 | 80cabfad | bellard | default:
|
435 | 80cabfad | bellard | ret = 0x00;
|
436 | 80cabfad | bellard | break;
|
437 | 80cabfad | bellard | } |
438 | 80cabfad | bellard | } |
439 | 80cabfad | bellard | #ifdef DEBUG_NE2000
|
440 | 80cabfad | bellard | printf("NE2000: read addr=0x%x val=%02x\n", addr, ret);
|
441 | 80cabfad | bellard | #endif
|
442 | 80cabfad | bellard | return ret;
|
443 | 80cabfad | bellard | } |
444 | 80cabfad | bellard | |
445 | 5fafdf24 | ths | static inline void ne2000_mem_writeb(NE2000State *s, uint32_t addr, |
446 | 69b91039 | bellard | uint32_t val) |
447 | ee9dbb29 | bellard | { |
448 | 5fafdf24 | ths | if (addr < 32 || |
449 | ee9dbb29 | bellard | (addr >= NE2000_PMEM_START && addr < NE2000_MEM_SIZE)) { |
450 | ee9dbb29 | bellard | s->mem[addr] = val; |
451 | ee9dbb29 | bellard | } |
452 | ee9dbb29 | bellard | } |
453 | ee9dbb29 | bellard | |
454 | 5fafdf24 | ths | static inline void ne2000_mem_writew(NE2000State *s, uint32_t addr, |
455 | ee9dbb29 | bellard | uint32_t val) |
456 | ee9dbb29 | bellard | { |
457 | ee9dbb29 | bellard | addr &= ~1; /* XXX: check exact behaviour if not even */ |
458 | 5fafdf24 | ths | if (addr < 32 || |
459 | ee9dbb29 | bellard | (addr >= NE2000_PMEM_START && addr < NE2000_MEM_SIZE)) { |
460 | 69b91039 | bellard | *(uint16_t *)(s->mem + addr) = cpu_to_le16(val); |
461 | 69b91039 | bellard | } |
462 | 69b91039 | bellard | } |
463 | 69b91039 | bellard | |
464 | 5fafdf24 | ths | static inline void ne2000_mem_writel(NE2000State *s, uint32_t addr, |
465 | 69b91039 | bellard | uint32_t val) |
466 | 69b91039 | bellard | { |
467 | 57ccbabe | bellard | addr &= ~1; /* XXX: check exact behaviour if not even */ |
468 | 5fafdf24 | ths | if (addr < 32 || |
469 | 69b91039 | bellard | (addr >= NE2000_PMEM_START && addr < NE2000_MEM_SIZE)) { |
470 | 57ccbabe | bellard | cpu_to_le32wu((uint32_t *)(s->mem + addr), val); |
471 | ee9dbb29 | bellard | } |
472 | ee9dbb29 | bellard | } |
473 | ee9dbb29 | bellard | |
474 | ee9dbb29 | bellard | static inline uint32_t ne2000_mem_readb(NE2000State *s, uint32_t addr) |
475 | ee9dbb29 | bellard | { |
476 | 5fafdf24 | ths | if (addr < 32 || |
477 | ee9dbb29 | bellard | (addr >= NE2000_PMEM_START && addr < NE2000_MEM_SIZE)) { |
478 | ee9dbb29 | bellard | return s->mem[addr];
|
479 | ee9dbb29 | bellard | } else {
|
480 | ee9dbb29 | bellard | return 0xff; |
481 | ee9dbb29 | bellard | } |
482 | ee9dbb29 | bellard | } |
483 | ee9dbb29 | bellard | |
484 | ee9dbb29 | bellard | static inline uint32_t ne2000_mem_readw(NE2000State *s, uint32_t addr) |
485 | ee9dbb29 | bellard | { |
486 | ee9dbb29 | bellard | addr &= ~1; /* XXX: check exact behaviour if not even */ |
487 | 5fafdf24 | ths | if (addr < 32 || |
488 | ee9dbb29 | bellard | (addr >= NE2000_PMEM_START && addr < NE2000_MEM_SIZE)) { |
489 | 69b91039 | bellard | return le16_to_cpu(*(uint16_t *)(s->mem + addr));
|
490 | ee9dbb29 | bellard | } else {
|
491 | ee9dbb29 | bellard | return 0xffff; |
492 | ee9dbb29 | bellard | } |
493 | ee9dbb29 | bellard | } |
494 | ee9dbb29 | bellard | |
495 | 69b91039 | bellard | static inline uint32_t ne2000_mem_readl(NE2000State *s, uint32_t addr) |
496 | 69b91039 | bellard | { |
497 | 57ccbabe | bellard | addr &= ~1; /* XXX: check exact behaviour if not even */ |
498 | 5fafdf24 | ths | if (addr < 32 || |
499 | 69b91039 | bellard | (addr >= NE2000_PMEM_START && addr < NE2000_MEM_SIZE)) { |
500 | 57ccbabe | bellard | return le32_to_cpupu((uint32_t *)(s->mem + addr));
|
501 | 69b91039 | bellard | } else {
|
502 | 69b91039 | bellard | return 0xffffffff; |
503 | 69b91039 | bellard | } |
504 | 69b91039 | bellard | } |
505 | 69b91039 | bellard | |
506 | 3df3f6fd | bellard | static inline void ne2000_dma_update(NE2000State *s, int len) |
507 | 3df3f6fd | bellard | { |
508 | 3df3f6fd | bellard | s->rsar += len; |
509 | 3df3f6fd | bellard | /* wrap */
|
510 | 3df3f6fd | bellard | /* XXX: check what to do if rsar > stop */
|
511 | 3df3f6fd | bellard | if (s->rsar == s->stop)
|
512 | 3df3f6fd | bellard | s->rsar = s->start; |
513 | 3df3f6fd | bellard | |
514 | 3df3f6fd | bellard | if (s->rcnt <= len) {
|
515 | 3df3f6fd | bellard | s->rcnt = 0;
|
516 | e91c8a77 | ths | /* signal end of transfer */
|
517 | 3df3f6fd | bellard | s->isr |= ENISR_RDC; |
518 | 3df3f6fd | bellard | ne2000_update_irq(s); |
519 | 3df3f6fd | bellard | } else {
|
520 | 3df3f6fd | bellard | s->rcnt -= len; |
521 | 3df3f6fd | bellard | } |
522 | 3df3f6fd | bellard | } |
523 | 3df3f6fd | bellard | |
524 | 1ec4e1dd | Avi Kivity | static void ne2000_asic_ioport_write(void *opaque, uint32_t addr, uint32_t val) |
525 | 80cabfad | bellard | { |
526 | b41a2cd1 | bellard | NE2000State *s = opaque; |
527 | 80cabfad | bellard | |
528 | 80cabfad | bellard | #ifdef DEBUG_NE2000
|
529 | 80cabfad | bellard | printf("NE2000: asic write val=0x%04x\n", val);
|
530 | 80cabfad | bellard | #endif
|
531 | ee9dbb29 | bellard | if (s->rcnt == 0) |
532 | 3df3f6fd | bellard | return;
|
533 | 80cabfad | bellard | if (s->dcfg & 0x01) { |
534 | 80cabfad | bellard | /* 16 bit access */
|
535 | ee9dbb29 | bellard | ne2000_mem_writew(s, s->rsar, val); |
536 | 3df3f6fd | bellard | ne2000_dma_update(s, 2);
|
537 | 80cabfad | bellard | } else {
|
538 | 80cabfad | bellard | /* 8 bit access */
|
539 | ee9dbb29 | bellard | ne2000_mem_writeb(s, s->rsar, val); |
540 | 3df3f6fd | bellard | ne2000_dma_update(s, 1);
|
541 | 80cabfad | bellard | } |
542 | 80cabfad | bellard | } |
543 | 80cabfad | bellard | |
544 | 1ec4e1dd | Avi Kivity | static uint32_t ne2000_asic_ioport_read(void *opaque, uint32_t addr) |
545 | 80cabfad | bellard | { |
546 | b41a2cd1 | bellard | NE2000State *s = opaque; |
547 | 80cabfad | bellard | int ret;
|
548 | 80cabfad | bellard | |
549 | 80cabfad | bellard | if (s->dcfg & 0x01) { |
550 | 80cabfad | bellard | /* 16 bit access */
|
551 | ee9dbb29 | bellard | ret = ne2000_mem_readw(s, s->rsar); |
552 | 3df3f6fd | bellard | ne2000_dma_update(s, 2);
|
553 | 80cabfad | bellard | } else {
|
554 | 80cabfad | bellard | /* 8 bit access */
|
555 | ee9dbb29 | bellard | ret = ne2000_mem_readb(s, s->rsar); |
556 | 3df3f6fd | bellard | ne2000_dma_update(s, 1);
|
557 | 80cabfad | bellard | } |
558 | 80cabfad | bellard | #ifdef DEBUG_NE2000
|
559 | 80cabfad | bellard | printf("NE2000: asic read val=0x%04x\n", ret);
|
560 | 80cabfad | bellard | #endif
|
561 | 80cabfad | bellard | return ret;
|
562 | 80cabfad | bellard | } |
563 | 80cabfad | bellard | |
564 | 69b91039 | bellard | static void ne2000_asic_ioport_writel(void *opaque, uint32_t addr, uint32_t val) |
565 | 69b91039 | bellard | { |
566 | 69b91039 | bellard | NE2000State *s = opaque; |
567 | 69b91039 | bellard | |
568 | 69b91039 | bellard | #ifdef DEBUG_NE2000
|
569 | 69b91039 | bellard | printf("NE2000: asic writel val=0x%04x\n", val);
|
570 | 69b91039 | bellard | #endif
|
571 | 69b91039 | bellard | if (s->rcnt == 0) |
572 | 3df3f6fd | bellard | return;
|
573 | 69b91039 | bellard | /* 32 bit access */
|
574 | 69b91039 | bellard | ne2000_mem_writel(s, s->rsar, val); |
575 | 3df3f6fd | bellard | ne2000_dma_update(s, 4);
|
576 | 69b91039 | bellard | } |
577 | 69b91039 | bellard | |
578 | 69b91039 | bellard | static uint32_t ne2000_asic_ioport_readl(void *opaque, uint32_t addr) |
579 | 69b91039 | bellard | { |
580 | 69b91039 | bellard | NE2000State *s = opaque; |
581 | 69b91039 | bellard | int ret;
|
582 | 69b91039 | bellard | |
583 | 69b91039 | bellard | /* 32 bit access */
|
584 | 69b91039 | bellard | ret = ne2000_mem_readl(s, s->rsar); |
585 | 3df3f6fd | bellard | ne2000_dma_update(s, 4);
|
586 | 69b91039 | bellard | #ifdef DEBUG_NE2000
|
587 | 69b91039 | bellard | printf("NE2000: asic readl val=0x%04x\n", ret);
|
588 | 69b91039 | bellard | #endif
|
589 | 69b91039 | bellard | return ret;
|
590 | 69b91039 | bellard | } |
591 | 69b91039 | bellard | |
592 | 1ec4e1dd | Avi Kivity | static void ne2000_reset_ioport_write(void *opaque, uint32_t addr, uint32_t val) |
593 | 80cabfad | bellard | { |
594 | 80cabfad | bellard | /* nothing to do (end of reset pulse) */
|
595 | 80cabfad | bellard | } |
596 | 80cabfad | bellard | |
597 | 1ec4e1dd | Avi Kivity | static uint32_t ne2000_reset_ioport_read(void *opaque, uint32_t addr) |
598 | 80cabfad | bellard | { |
599 | b41a2cd1 | bellard | NE2000State *s = opaque; |
600 | 80cabfad | bellard | ne2000_reset(s); |
601 | 80cabfad | bellard | return 0; |
602 | 80cabfad | bellard | } |
603 | 80cabfad | bellard | |
604 | 7c131dd5 | Juan Quintela | static int ne2000_post_load(void* opaque, int version_id) |
605 | 30ca2aab | bellard | { |
606 | 7c131dd5 | Juan Quintela | NE2000State* s = opaque; |
607 | a60380a5 | Juan Quintela | |
608 | 7c131dd5 | Juan Quintela | if (version_id < 2) { |
609 | 7c131dd5 | Juan Quintela | s->rxcr = 0x0c;
|
610 | 7c131dd5 | Juan Quintela | } |
611 | 7c131dd5 | Juan Quintela | return 0; |
612 | a60380a5 | Juan Quintela | } |
613 | a60380a5 | Juan Quintela | |
614 | 7c131dd5 | Juan Quintela | const VMStateDescription vmstate_ne2000 = {
|
615 | 7c131dd5 | Juan Quintela | .name = "ne2000",
|
616 | 7c131dd5 | Juan Quintela | .version_id = 2,
|
617 | 7c131dd5 | Juan Quintela | .minimum_version_id = 0,
|
618 | 7c131dd5 | Juan Quintela | .minimum_version_id_old = 0,
|
619 | 7c131dd5 | Juan Quintela | .post_load = ne2000_post_load, |
620 | 7c131dd5 | Juan Quintela | .fields = (VMStateField []) { |
621 | 7c131dd5 | Juan Quintela | VMSTATE_UINT8_V(rxcr, NE2000State, 2),
|
622 | 7c131dd5 | Juan Quintela | VMSTATE_UINT8(cmd, NE2000State), |
623 | 7c131dd5 | Juan Quintela | VMSTATE_UINT32(start, NE2000State), |
624 | 7c131dd5 | Juan Quintela | VMSTATE_UINT32(stop, NE2000State), |
625 | 7c131dd5 | Juan Quintela | VMSTATE_UINT8(boundary, NE2000State), |
626 | 7c131dd5 | Juan Quintela | VMSTATE_UINT8(tsr, NE2000State), |
627 | 7c131dd5 | Juan Quintela | VMSTATE_UINT8(tpsr, NE2000State), |
628 | 7c131dd5 | Juan Quintela | VMSTATE_UINT16(tcnt, NE2000State), |
629 | 7c131dd5 | Juan Quintela | VMSTATE_UINT16(rcnt, NE2000State), |
630 | 7c131dd5 | Juan Quintela | VMSTATE_UINT32(rsar, NE2000State), |
631 | 7c131dd5 | Juan Quintela | VMSTATE_UINT8(rsr, NE2000State), |
632 | 7c131dd5 | Juan Quintela | VMSTATE_UINT8(isr, NE2000State), |
633 | 7c131dd5 | Juan Quintela | VMSTATE_UINT8(dcfg, NE2000State), |
634 | 7c131dd5 | Juan Quintela | VMSTATE_UINT8(imr, NE2000State), |
635 | 7c131dd5 | Juan Quintela | VMSTATE_BUFFER(phys, NE2000State), |
636 | 7c131dd5 | Juan Quintela | VMSTATE_UINT8(curpag, NE2000State), |
637 | 7c131dd5 | Juan Quintela | VMSTATE_BUFFER(mult, NE2000State), |
638 | 7c131dd5 | Juan Quintela | VMSTATE_UNUSED(4), /* was irq */ |
639 | 7c131dd5 | Juan Quintela | VMSTATE_BUFFER(mem, NE2000State), |
640 | 7c131dd5 | Juan Quintela | VMSTATE_END_OF_LIST() |
641 | 7c131dd5 | Juan Quintela | } |
642 | 7c131dd5 | Juan Quintela | }; |
643 | a60380a5 | Juan Quintela | |
644 | d05ac8fa | Blue Swirl | static const VMStateDescription vmstate_pci_ne2000 = { |
645 | 7c131dd5 | Juan Quintela | .name = "ne2000",
|
646 | 7c131dd5 | Juan Quintela | .version_id = 3,
|
647 | 7c131dd5 | Juan Quintela | .minimum_version_id = 3,
|
648 | 7c131dd5 | Juan Quintela | .minimum_version_id_old = 3,
|
649 | 7c131dd5 | Juan Quintela | .fields = (VMStateField []) { |
650 | 7c131dd5 | Juan Quintela | VMSTATE_PCI_DEVICE(dev, PCINE2000State), |
651 | 7c131dd5 | Juan Quintela | VMSTATE_STRUCT(ne2000, PCINE2000State, 0, vmstate_ne2000, NE2000State),
|
652 | 7c131dd5 | Juan Quintela | VMSTATE_END_OF_LIST() |
653 | 7c131dd5 | Juan Quintela | } |
654 | 7c131dd5 | Juan Quintela | }; |
655 | a60380a5 | Juan Quintela | |
656 | a8170e5e | Avi Kivity | static uint64_t ne2000_read(void *opaque, hwaddr addr, |
657 | 1ec4e1dd | Avi Kivity | unsigned size)
|
658 | 1ec4e1dd | Avi Kivity | { |
659 | 1ec4e1dd | Avi Kivity | NE2000State *s = opaque; |
660 | 69b91039 | bellard | |
661 | 1ec4e1dd | Avi Kivity | if (addr < 0x10 && size == 1) { |
662 | 1ec4e1dd | Avi Kivity | return ne2000_ioport_read(s, addr);
|
663 | 1ec4e1dd | Avi Kivity | } else if (addr == 0x10) { |
664 | 1ec4e1dd | Avi Kivity | if (size <= 2) { |
665 | 1ec4e1dd | Avi Kivity | return ne2000_asic_ioport_read(s, addr);
|
666 | 1ec4e1dd | Avi Kivity | } else {
|
667 | 1ec4e1dd | Avi Kivity | return ne2000_asic_ioport_readl(s, addr);
|
668 | 1ec4e1dd | Avi Kivity | } |
669 | 1ec4e1dd | Avi Kivity | } else if (addr == 0x1f && size == 1) { |
670 | 1ec4e1dd | Avi Kivity | return ne2000_reset_ioport_read(s, addr);
|
671 | 1ec4e1dd | Avi Kivity | } |
672 | 1ec4e1dd | Avi Kivity | return ((uint64_t)1 << (size * 8)) - 1; |
673 | 1ec4e1dd | Avi Kivity | } |
674 | 1ec4e1dd | Avi Kivity | |
675 | a8170e5e | Avi Kivity | static void ne2000_write(void *opaque, hwaddr addr, |
676 | 1ec4e1dd | Avi Kivity | uint64_t data, unsigned size)
|
677 | 69b91039 | bellard | { |
678 | 1ec4e1dd | Avi Kivity | NE2000State *s = opaque; |
679 | 1ec4e1dd | Avi Kivity | |
680 | 1ec4e1dd | Avi Kivity | if (addr < 0x10 && size == 1) { |
681 | 0ed8b6f6 | Blue Swirl | ne2000_ioport_write(s, addr, data); |
682 | 1ec4e1dd | Avi Kivity | } else if (addr == 0x10) { |
683 | 1ec4e1dd | Avi Kivity | if (size <= 2) { |
684 | 0ed8b6f6 | Blue Swirl | ne2000_asic_ioport_write(s, addr, data); |
685 | 1ec4e1dd | Avi Kivity | } else {
|
686 | 0ed8b6f6 | Blue Swirl | ne2000_asic_ioport_writel(s, addr, data); |
687 | 1ec4e1dd | Avi Kivity | } |
688 | 1ec4e1dd | Avi Kivity | } else if (addr == 0x1f && size == 1) { |
689 | 0ed8b6f6 | Blue Swirl | ne2000_reset_ioport_write(s, addr, data); |
690 | 1ec4e1dd | Avi Kivity | } |
691 | 1ec4e1dd | Avi Kivity | } |
692 | 69b91039 | bellard | |
693 | 1ec4e1dd | Avi Kivity | static const MemoryRegionOps ne2000_ops = { |
694 | 1ec4e1dd | Avi Kivity | .read = ne2000_read, |
695 | 1ec4e1dd | Avi Kivity | .write = ne2000_write, |
696 | 1ec4e1dd | Avi Kivity | .endianness = DEVICE_NATIVE_ENDIAN, |
697 | 1ec4e1dd | Avi Kivity | }; |
698 | 69b91039 | bellard | |
699 | 1ec4e1dd | Avi Kivity | /***********************************************************/
|
700 | 1ec4e1dd | Avi Kivity | /* PCI NE2000 definitions */
|
701 | 69b91039 | bellard | |
702 | 1ec4e1dd | Avi Kivity | void ne2000_setup_io(NE2000State *s, unsigned size) |
703 | 1ec4e1dd | Avi Kivity | { |
704 | 1ec4e1dd | Avi Kivity | memory_region_init_io(&s->io, &ne2000_ops, s, "ne2000", size);
|
705 | 69b91039 | bellard | } |
706 | 69b91039 | bellard | |
707 | 4e68f7a0 | Stefan Hajnoczi | static void ne2000_cleanup(NetClientState *nc) |
708 | b946a153 | aliguori | { |
709 | cc1f0f45 | Jason Wang | NE2000State *s = qemu_get_nic_opaque(nc); |
710 | b946a153 | aliguori | |
711 | 1c2045b5 | Mark McLoughlin | s->nic = NULL;
|
712 | b946a153 | aliguori | } |
713 | b946a153 | aliguori | |
714 | 1c2045b5 | Mark McLoughlin | static NetClientInfo net_ne2000_info = {
|
715 | 2be64a68 | Laszlo Ersek | .type = NET_CLIENT_OPTIONS_KIND_NIC, |
716 | 1c2045b5 | Mark McLoughlin | .size = sizeof(NICState),
|
717 | 1c2045b5 | Mark McLoughlin | .can_receive = ne2000_can_receive, |
718 | 1c2045b5 | Mark McLoughlin | .receive = ne2000_receive, |
719 | 1c2045b5 | Mark McLoughlin | .cleanup = ne2000_cleanup, |
720 | 1c2045b5 | Mark McLoughlin | }; |
721 | 1c2045b5 | Mark McLoughlin | |
722 | 81a322d4 | Gerd Hoffmann | static int pci_ne2000_init(PCIDevice *pci_dev) |
723 | 69b91039 | bellard | { |
724 | 377a7f06 | Juan Quintela | PCINE2000State *d = DO_UPCAST(PCINE2000State, dev, pci_dev); |
725 | 69b91039 | bellard | NE2000State *s; |
726 | 69b91039 | bellard | uint8_t *pci_conf; |
727 | 3b46e624 | ths | |
728 | 69b91039 | bellard | pci_conf = d->dev.config; |
729 | 817e0b6f | Michael S. Tsirkin | pci_conf[PCI_INTERRUPT_PIN] = 1; /* interrupt pin A */ |
730 | 3b46e624 | ths | |
731 | 69b91039 | bellard | s = &d->ne2000; |
732 | 1ec4e1dd | Avi Kivity | ne2000_setup_io(s, 0x100);
|
733 | e824b2cc | Avi Kivity | pci_register_bar(&d->dev, 0, PCI_BASE_ADDRESS_SPACE_IO, &s->io);
|
734 | d537cf6c | pbrook | s->irq = d->dev.irq[0];
|
735 | a783cc3e | Gerd Hoffmann | |
736 | a783cc3e | Gerd Hoffmann | qemu_macaddr_default_if_unset(&s->c.macaddr); |
737 | 69b91039 | bellard | ne2000_reset(s); |
738 | 1c2045b5 | Mark McLoughlin | |
739 | 1c2045b5 | Mark McLoughlin | s->nic = qemu_new_nic(&net_ne2000_info, &s->c, |
740 | f79f2bfc | Anthony Liguori | object_get_typename(OBJECT(pci_dev)), pci_dev->qdev.id, s); |
741 | b356f76d | Jason Wang | qemu_format_nic_info_str(qemu_get_queue(s->nic), s->c.macaddr.a); |
742 | 3b46e624 | ths | |
743 | 1ca4d09a | Gleb Natapov | add_boot_device_path(s->c.bootindex, &pci_dev->qdev, "/ethernet-phy@0");
|
744 | 1ca4d09a | Gleb Natapov | |
745 | 81a322d4 | Gerd Hoffmann | return 0; |
746 | 9d07d757 | Paul Brook | } |
747 | 72da4208 | aliguori | |
748 | f90c2bcd | Alex Williamson | static void pci_ne2000_exit(PCIDevice *pci_dev) |
749 | a783cc3e | Gerd Hoffmann | { |
750 | a783cc3e | Gerd Hoffmann | PCINE2000State *d = DO_UPCAST(PCINE2000State, dev, pci_dev); |
751 | a783cc3e | Gerd Hoffmann | NE2000State *s = &d->ne2000; |
752 | a783cc3e | Gerd Hoffmann | |
753 | 1ec4e1dd | Avi Kivity | memory_region_destroy(&s->io); |
754 | 948ecf21 | Jason Wang | qemu_del_nic(s->nic); |
755 | a783cc3e | Gerd Hoffmann | } |
756 | a783cc3e | Gerd Hoffmann | |
757 | 40021f08 | Anthony Liguori | static Property ne2000_properties[] = {
|
758 | 40021f08 | Anthony Liguori | DEFINE_NIC_PROPERTIES(PCINE2000State, ne2000.c), |
759 | 40021f08 | Anthony Liguori | DEFINE_PROP_END_OF_LIST(), |
760 | 40021f08 | Anthony Liguori | }; |
761 | 40021f08 | Anthony Liguori | |
762 | 40021f08 | Anthony Liguori | static void ne2000_class_init(ObjectClass *klass, void *data) |
763 | 40021f08 | Anthony Liguori | { |
764 | 39bffca2 | Anthony Liguori | DeviceClass *dc = DEVICE_CLASS(klass); |
765 | 40021f08 | Anthony Liguori | PCIDeviceClass *k = PCI_DEVICE_CLASS(klass); |
766 | 40021f08 | Anthony Liguori | |
767 | 40021f08 | Anthony Liguori | k->init = pci_ne2000_init; |
768 | 40021f08 | Anthony Liguori | k->exit = pci_ne2000_exit; |
769 | c45e5b5b | Gerd Hoffmann | k->romfile = "efi-ne2k_pci.rom",
|
770 | 40021f08 | Anthony Liguori | k->vendor_id = PCI_VENDOR_ID_REALTEK; |
771 | 40021f08 | Anthony Liguori | k->device_id = PCI_DEVICE_ID_REALTEK_8029; |
772 | 40021f08 | Anthony Liguori | k->class_id = PCI_CLASS_NETWORK_ETHERNET; |
773 | 39bffca2 | Anthony Liguori | dc->vmsd = &vmstate_pci_ne2000; |
774 | 39bffca2 | Anthony Liguori | dc->props = ne2000_properties; |
775 | 40021f08 | Anthony Liguori | } |
776 | 40021f08 | Anthony Liguori | |
777 | 8c43a6f0 | Andreas Färber | static const TypeInfo ne2000_info = { |
778 | 39bffca2 | Anthony Liguori | .name = "ne2k_pci",
|
779 | 39bffca2 | Anthony Liguori | .parent = TYPE_PCI_DEVICE, |
780 | 39bffca2 | Anthony Liguori | .instance_size = sizeof(PCINE2000State),
|
781 | 39bffca2 | Anthony Liguori | .class_init = ne2000_class_init, |
782 | 0aab0d3a | Gerd Hoffmann | }; |
783 | 0aab0d3a | Gerd Hoffmann | |
784 | 83f7d43a | Andreas Färber | static void ne2000_register_types(void) |
785 | 9d07d757 | Paul Brook | { |
786 | 39bffca2 | Anthony Liguori | type_register_static(&ne2000_info); |
787 | 69b91039 | bellard | } |
788 | 9d07d757 | Paul Brook | |
789 | 83f7d43a | Andreas Färber | type_init(ne2000_register_types) |