root / hw / spapr.c @ b45d63b6
History | View | Annotate | Download (14 kB)
1 | 9fdf0c29 | David Gibson | /*
|
---|---|---|---|
2 | 9fdf0c29 | David Gibson | * QEMU PowerPC pSeries Logical Partition (aka sPAPR) hardware System Emulator
|
3 | 9fdf0c29 | David Gibson | *
|
4 | 9fdf0c29 | David Gibson | * Copyright (c) 2004-2007 Fabrice Bellard
|
5 | 9fdf0c29 | David Gibson | * Copyright (c) 2007 Jocelyn Mayer
|
6 | 9fdf0c29 | David Gibson | * Copyright (c) 2010 David Gibson, IBM Corporation.
|
7 | 9fdf0c29 | David Gibson | *
|
8 | 9fdf0c29 | David Gibson | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
9 | 9fdf0c29 | David Gibson | * of this software and associated documentation files (the "Software"), to deal
|
10 | 9fdf0c29 | David Gibson | * in the Software without restriction, including without limitation the rights
|
11 | 9fdf0c29 | David Gibson | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
12 | 9fdf0c29 | David Gibson | * copies of the Software, and to permit persons to whom the Software is
|
13 | 9fdf0c29 | David Gibson | * furnished to do so, subject to the following conditions:
|
14 | 9fdf0c29 | David Gibson | *
|
15 | 9fdf0c29 | David Gibson | * The above copyright notice and this permission notice shall be included in
|
16 | 9fdf0c29 | David Gibson | * all copies or substantial portions of the Software.
|
17 | 9fdf0c29 | David Gibson | *
|
18 | 9fdf0c29 | David Gibson | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
19 | 9fdf0c29 | David Gibson | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
20 | 9fdf0c29 | David Gibson | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
21 | 9fdf0c29 | David Gibson | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
22 | 9fdf0c29 | David Gibson | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
23 | 9fdf0c29 | David Gibson | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
24 | 9fdf0c29 | David Gibson | * THE SOFTWARE.
|
25 | 9fdf0c29 | David Gibson | *
|
26 | 9fdf0c29 | David Gibson | */
|
27 | 9fdf0c29 | David Gibson | #include "sysemu.h" |
28 | 9fdf0c29 | David Gibson | #include "hw.h" |
29 | 9fdf0c29 | David Gibson | #include "elf.h" |
30 | 8d90ad90 | David Gibson | #include "net.h" |
31 | 9fdf0c29 | David Gibson | |
32 | 9fdf0c29 | David Gibson | #include "hw/boards.h" |
33 | 9fdf0c29 | David Gibson | #include "hw/ppc.h" |
34 | 9fdf0c29 | David Gibson | #include "hw/loader.h" |
35 | 9fdf0c29 | David Gibson | |
36 | 9fdf0c29 | David Gibson | #include "hw/spapr.h" |
37 | 4040ab72 | David Gibson | #include "hw/spapr_vio.h" |
38 | b5cec4c5 | David Gibson | #include "hw/xics.h" |
39 | 9fdf0c29 | David Gibson | |
40 | 9fdf0c29 | David Gibson | #include <libfdt.h> |
41 | 9fdf0c29 | David Gibson | |
42 | 9fdf0c29 | David Gibson | #define KERNEL_LOAD_ADDR 0x00000000 |
43 | 9fdf0c29 | David Gibson | #define INITRD_LOAD_ADDR 0x02800000 |
44 | 9fdf0c29 | David Gibson | #define FDT_MAX_SIZE 0x10000 |
45 | 39ac8455 | David Gibson | #define RTAS_MAX_SIZE 0x10000 |
46 | 9fdf0c29 | David Gibson | |
47 | 9fdf0c29 | David Gibson | #define TIMEBASE_FREQ 512000000ULL |
48 | 9fdf0c29 | David Gibson | |
49 | 9fdf0c29 | David Gibson | #define MAX_CPUS 32 |
50 | b5cec4c5 | David Gibson | #define XICS_IRQS 1024 |
51 | 9fdf0c29 | David Gibson | |
52 | 9fdf0c29 | David Gibson | sPAPREnvironment *spapr; |
53 | 9fdf0c29 | David Gibson | |
54 | 9fdf0c29 | David Gibson | static void *spapr_create_fdt(int *fdt_size, ram_addr_t ramsize, |
55 | 9fdf0c29 | David Gibson | const char *cpu_model, CPUState *envs[], |
56 | 9fdf0c29 | David Gibson | sPAPREnvironment *spapr, |
57 | 9fdf0c29 | David Gibson | target_phys_addr_t initrd_base, |
58 | 9fdf0c29 | David Gibson | target_phys_addr_t initrd_size, |
59 | f43e3525 | David Gibson | const char *kernel_cmdline, |
60 | 39ac8455 | David Gibson | target_phys_addr_t rtas_addr, |
61 | 39ac8455 | David Gibson | target_phys_addr_t rtas_size, |
62 | f43e3525 | David Gibson | long hash_shift)
|
63 | 9fdf0c29 | David Gibson | { |
64 | 9fdf0c29 | David Gibson | void *fdt;
|
65 | 9fdf0c29 | David Gibson | uint64_t mem_reg_property[] = { 0, cpu_to_be64(ramsize) };
|
66 | 9fdf0c29 | David Gibson | uint32_t start_prop = cpu_to_be32(initrd_base); |
67 | 9fdf0c29 | David Gibson | uint32_t end_prop = cpu_to_be32(initrd_base + initrd_size); |
68 | f43e3525 | David Gibson | uint32_t pft_size_prop[] = {0, cpu_to_be32(hash_shift)};
|
69 | ee86dfee | David Gibson | char hypertas_prop[] = "hcall-pft\0hcall-term\0hcall-dabr\0hcall-interrupt" |
70 | b45d63b6 | Ben Herrenschmidt | "\0hcall-tce\0hcall-vio";
|
71 | b5cec4c5 | David Gibson | uint32_t interrupt_server_ranges_prop[] = {0, cpu_to_be32(smp_cpus)};
|
72 | 9fdf0c29 | David Gibson | int i;
|
73 | 9fdf0c29 | David Gibson | char *modelname;
|
74 | 4040ab72 | David Gibson | int ret;
|
75 | 9fdf0c29 | David Gibson | |
76 | 9fdf0c29 | David Gibson | #define _FDT(exp) \
|
77 | 9fdf0c29 | David Gibson | do { \
|
78 | 9fdf0c29 | David Gibson | int ret = (exp); \
|
79 | 9fdf0c29 | David Gibson | if (ret < 0) { \ |
80 | 9fdf0c29 | David Gibson | fprintf(stderr, "qemu: error creating device tree: %s: %s\n", \
|
81 | 9fdf0c29 | David Gibson | #exp, fdt_strerror(ret)); \
|
82 | 9fdf0c29 | David Gibson | exit(1); \
|
83 | 9fdf0c29 | David Gibson | } \ |
84 | 9fdf0c29 | David Gibson | } while (0) |
85 | 9fdf0c29 | David Gibson | |
86 | 9fdf0c29 | David Gibson | fdt = qemu_mallocz(FDT_MAX_SIZE); |
87 | 9fdf0c29 | David Gibson | _FDT((fdt_create(fdt, FDT_MAX_SIZE))); |
88 | 9fdf0c29 | David Gibson | |
89 | 9fdf0c29 | David Gibson | _FDT((fdt_finish_reservemap(fdt))); |
90 | 9fdf0c29 | David Gibson | |
91 | 9fdf0c29 | David Gibson | /* Root node */
|
92 | 9fdf0c29 | David Gibson | _FDT((fdt_begin_node(fdt, "")));
|
93 | 9fdf0c29 | David Gibson | _FDT((fdt_property_string(fdt, "device_type", "chrp"))); |
94 | 9fdf0c29 | David Gibson | _FDT((fdt_property_string(fdt, "model", "qemu,emulated-pSeries-LPAR"))); |
95 | 9fdf0c29 | David Gibson | |
96 | 9fdf0c29 | David Gibson | _FDT((fdt_property_cell(fdt, "#address-cells", 0x2))); |
97 | 9fdf0c29 | David Gibson | _FDT((fdt_property_cell(fdt, "#size-cells", 0x2))); |
98 | 9fdf0c29 | David Gibson | |
99 | 9fdf0c29 | David Gibson | /* /chosen */
|
100 | 9fdf0c29 | David Gibson | _FDT((fdt_begin_node(fdt, "chosen")));
|
101 | 9fdf0c29 | David Gibson | |
102 | 9fdf0c29 | David Gibson | _FDT((fdt_property_string(fdt, "bootargs", kernel_cmdline)));
|
103 | 9fdf0c29 | David Gibson | _FDT((fdt_property(fdt, "linux,initrd-start",
|
104 | 9fdf0c29 | David Gibson | &start_prop, sizeof(start_prop))));
|
105 | 9fdf0c29 | David Gibson | _FDT((fdt_property(fdt, "linux,initrd-end",
|
106 | 9fdf0c29 | David Gibson | &end_prop, sizeof(end_prop))));
|
107 | 9fdf0c29 | David Gibson | |
108 | 9fdf0c29 | David Gibson | _FDT((fdt_end_node(fdt))); |
109 | 9fdf0c29 | David Gibson | |
110 | 9fdf0c29 | David Gibson | /* memory node */
|
111 | 9fdf0c29 | David Gibson | _FDT((fdt_begin_node(fdt, "memory@0")));
|
112 | 9fdf0c29 | David Gibson | |
113 | 9fdf0c29 | David Gibson | _FDT((fdt_property_string(fdt, "device_type", "memory"))); |
114 | 9fdf0c29 | David Gibson | _FDT((fdt_property(fdt, "reg",
|
115 | 9fdf0c29 | David Gibson | mem_reg_property, sizeof(mem_reg_property))));
|
116 | 9fdf0c29 | David Gibson | |
117 | 9fdf0c29 | David Gibson | _FDT((fdt_end_node(fdt))); |
118 | 9fdf0c29 | David Gibson | |
119 | 9fdf0c29 | David Gibson | /* cpus */
|
120 | 9fdf0c29 | David Gibson | _FDT((fdt_begin_node(fdt, "cpus")));
|
121 | 9fdf0c29 | David Gibson | |
122 | 9fdf0c29 | David Gibson | _FDT((fdt_property_cell(fdt, "#address-cells", 0x1))); |
123 | 9fdf0c29 | David Gibson | _FDT((fdt_property_cell(fdt, "#size-cells", 0x0))); |
124 | 9fdf0c29 | David Gibson | |
125 | 9fdf0c29 | David Gibson | modelname = qemu_strdup(cpu_model); |
126 | 9fdf0c29 | David Gibson | |
127 | 9fdf0c29 | David Gibson | for (i = 0; i < strlen(modelname); i++) { |
128 | 9fdf0c29 | David Gibson | modelname[i] = toupper(modelname[i]); |
129 | 9fdf0c29 | David Gibson | } |
130 | 9fdf0c29 | David Gibson | |
131 | 9fdf0c29 | David Gibson | for (i = 0; i < smp_cpus; i++) { |
132 | 9fdf0c29 | David Gibson | CPUState *env = envs[i]; |
133 | b5cec4c5 | David Gibson | uint32_t gserver_prop[] = {cpu_to_be32(i), 0}; /* HACK! */ |
134 | 9fdf0c29 | David Gibson | char *nodename;
|
135 | 9fdf0c29 | David Gibson | uint32_t segs[] = {cpu_to_be32(28), cpu_to_be32(40), |
136 | 9fdf0c29 | David Gibson | 0xffffffff, 0xffffffff}; |
137 | 9fdf0c29 | David Gibson | |
138 | 9fdf0c29 | David Gibson | if (asprintf(&nodename, "%s@%x", modelname, i) < 0) { |
139 | 9fdf0c29 | David Gibson | fprintf(stderr, "Allocation failure\n");
|
140 | 9fdf0c29 | David Gibson | exit(1);
|
141 | 9fdf0c29 | David Gibson | } |
142 | 9fdf0c29 | David Gibson | |
143 | 9fdf0c29 | David Gibson | _FDT((fdt_begin_node(fdt, nodename))); |
144 | 9fdf0c29 | David Gibson | |
145 | 9fdf0c29 | David Gibson | free(nodename); |
146 | 9fdf0c29 | David Gibson | |
147 | 9fdf0c29 | David Gibson | _FDT((fdt_property_cell(fdt, "reg", i)));
|
148 | 9fdf0c29 | David Gibson | _FDT((fdt_property_string(fdt, "device_type", "cpu"))); |
149 | 9fdf0c29 | David Gibson | |
150 | 9fdf0c29 | David Gibson | _FDT((fdt_property_cell(fdt, "cpu-version", env->spr[SPR_PVR])));
|
151 | 9fdf0c29 | David Gibson | _FDT((fdt_property_cell(fdt, "dcache-block-size",
|
152 | 9fdf0c29 | David Gibson | env->dcache_line_size))); |
153 | 9fdf0c29 | David Gibson | _FDT((fdt_property_cell(fdt, "icache-block-size",
|
154 | 9fdf0c29 | David Gibson | env->icache_line_size))); |
155 | 9fdf0c29 | David Gibson | _FDT((fdt_property_cell(fdt, "timebase-frequency", TIMEBASE_FREQ)));
|
156 | 9fdf0c29 | David Gibson | /* Hardcode CPU frequency for now. It's kind of arbitrary on
|
157 | 9fdf0c29 | David Gibson | * full emu, for kvm we should copy it from the host */
|
158 | 9fdf0c29 | David Gibson | _FDT((fdt_property_cell(fdt, "clock-frequency", 1000000000))); |
159 | 9fdf0c29 | David Gibson | _FDT((fdt_property_cell(fdt, "ibm,slb-size", env->slb_nr)));
|
160 | f43e3525 | David Gibson | _FDT((fdt_property(fdt, "ibm,pft-size",
|
161 | f43e3525 | David Gibson | pft_size_prop, sizeof(pft_size_prop))));
|
162 | 9fdf0c29 | David Gibson | _FDT((fdt_property_string(fdt, "status", "okay"))); |
163 | 9fdf0c29 | David Gibson | _FDT((fdt_property(fdt, "64-bit", NULL, 0))); |
164 | b5cec4c5 | David Gibson | _FDT((fdt_property_cell(fdt, "ibm,ppc-interrupt-server#s", i)));
|
165 | b5cec4c5 | David Gibson | _FDT((fdt_property(fdt, "ibm,ppc-interrupt-gserver#s",
|
166 | b5cec4c5 | David Gibson | gserver_prop, sizeof(gserver_prop))));
|
167 | 9fdf0c29 | David Gibson | |
168 | 9fdf0c29 | David Gibson | if (envs[i]->mmu_model & POWERPC_MMU_1TSEG) {
|
169 | 9fdf0c29 | David Gibson | _FDT((fdt_property(fdt, "ibm,processor-segment-sizes",
|
170 | 9fdf0c29 | David Gibson | segs, sizeof(segs))));
|
171 | 9fdf0c29 | David Gibson | } |
172 | 9fdf0c29 | David Gibson | |
173 | 9fdf0c29 | David Gibson | _FDT((fdt_end_node(fdt))); |
174 | 9fdf0c29 | David Gibson | } |
175 | 9fdf0c29 | David Gibson | |
176 | 9fdf0c29 | David Gibson | qemu_free(modelname); |
177 | 9fdf0c29 | David Gibson | |
178 | 9fdf0c29 | David Gibson | _FDT((fdt_end_node(fdt))); |
179 | 9fdf0c29 | David Gibson | |
180 | f43e3525 | David Gibson | /* RTAS */
|
181 | f43e3525 | David Gibson | _FDT((fdt_begin_node(fdt, "rtas")));
|
182 | f43e3525 | David Gibson | |
183 | f43e3525 | David Gibson | _FDT((fdt_property(fdt, "ibm,hypertas-functions", hypertas_prop,
|
184 | f43e3525 | David Gibson | sizeof(hypertas_prop))));
|
185 | f43e3525 | David Gibson | |
186 | f43e3525 | David Gibson | _FDT((fdt_end_node(fdt))); |
187 | f43e3525 | David Gibson | |
188 | b5cec4c5 | David Gibson | /* interrupt controller */
|
189 | b5cec4c5 | David Gibson | _FDT((fdt_begin_node(fdt, "interrupt-controller@0")));
|
190 | b5cec4c5 | David Gibson | |
191 | b5cec4c5 | David Gibson | _FDT((fdt_property_string(fdt, "device_type",
|
192 | b5cec4c5 | David Gibson | "PowerPC-External-Interrupt-Presentation")));
|
193 | b5cec4c5 | David Gibson | _FDT((fdt_property_string(fdt, "compatible", "IBM,ppc-xicp"))); |
194 | b5cec4c5 | David Gibson | _FDT((fdt_property_cell(fdt, "reg", 0))); |
195 | b5cec4c5 | David Gibson | _FDT((fdt_property(fdt, "interrupt-controller", NULL, 0))); |
196 | b5cec4c5 | David Gibson | _FDT((fdt_property(fdt, "ibm,interrupt-server-ranges",
|
197 | b5cec4c5 | David Gibson | interrupt_server_ranges_prop, |
198 | b5cec4c5 | David Gibson | sizeof(interrupt_server_ranges_prop))));
|
199 | b5cec4c5 | David Gibson | |
200 | b5cec4c5 | David Gibson | _FDT((fdt_end_node(fdt))); |
201 | b5cec4c5 | David Gibson | |
202 | 4040ab72 | David Gibson | /* vdevice */
|
203 | 4040ab72 | David Gibson | _FDT((fdt_begin_node(fdt, "vdevice")));
|
204 | 4040ab72 | David Gibson | |
205 | 4040ab72 | David Gibson | _FDT((fdt_property_string(fdt, "device_type", "vdevice"))); |
206 | 4040ab72 | David Gibson | _FDT((fdt_property_string(fdt, "compatible", "IBM,vdevice"))); |
207 | 4040ab72 | David Gibson | _FDT((fdt_property_cell(fdt, "#address-cells", 0x1))); |
208 | 4040ab72 | David Gibson | _FDT((fdt_property_cell(fdt, "#size-cells", 0x0))); |
209 | b5cec4c5 | David Gibson | _FDT((fdt_property_cell(fdt, "#interrupt-cells", 0x2))); |
210 | b5cec4c5 | David Gibson | _FDT((fdt_property(fdt, "interrupt-controller", NULL, 0))); |
211 | 4040ab72 | David Gibson | |
212 | 4040ab72 | David Gibson | _FDT((fdt_end_node(fdt))); |
213 | 4040ab72 | David Gibson | |
214 | 9fdf0c29 | David Gibson | _FDT((fdt_end_node(fdt))); /* close root node */
|
215 | 9fdf0c29 | David Gibson | _FDT((fdt_finish(fdt))); |
216 | 9fdf0c29 | David Gibson | |
217 | 4040ab72 | David Gibson | /* re-expand to allow for further tweaks */
|
218 | 4040ab72 | David Gibson | _FDT((fdt_open_into(fdt, fdt, FDT_MAX_SIZE))); |
219 | 4040ab72 | David Gibson | |
220 | 4040ab72 | David Gibson | ret = spapr_populate_vdevice(spapr->vio_bus, fdt); |
221 | 4040ab72 | David Gibson | if (ret < 0) { |
222 | 4040ab72 | David Gibson | fprintf(stderr, "couldn't setup vio devices in fdt\n");
|
223 | 4040ab72 | David Gibson | exit(1);
|
224 | 4040ab72 | David Gibson | } |
225 | 4040ab72 | David Gibson | |
226 | 39ac8455 | David Gibson | /* RTAS */
|
227 | 39ac8455 | David Gibson | ret = spapr_rtas_device_tree_setup(fdt, rtas_addr, rtas_size); |
228 | 39ac8455 | David Gibson | if (ret < 0) { |
229 | 39ac8455 | David Gibson | fprintf(stderr, "Couldn't set up RTAS device tree properties\n");
|
230 | 39ac8455 | David Gibson | } |
231 | 39ac8455 | David Gibson | |
232 | 4040ab72 | David Gibson | _FDT((fdt_pack(fdt))); |
233 | 4040ab72 | David Gibson | |
234 | 9fdf0c29 | David Gibson | *fdt_size = fdt_totalsize(fdt); |
235 | 9fdf0c29 | David Gibson | |
236 | 9fdf0c29 | David Gibson | return fdt;
|
237 | 9fdf0c29 | David Gibson | } |
238 | 9fdf0c29 | David Gibson | |
239 | 9fdf0c29 | David Gibson | static uint64_t translate_kernel_address(void *opaque, uint64_t addr) |
240 | 9fdf0c29 | David Gibson | { |
241 | 9fdf0c29 | David Gibson | return (addr & 0x0fffffff) + KERNEL_LOAD_ADDR; |
242 | 9fdf0c29 | David Gibson | } |
243 | 9fdf0c29 | David Gibson | |
244 | 9fdf0c29 | David Gibson | static void emulate_spapr_hypercall(CPUState *env) |
245 | 9fdf0c29 | David Gibson | { |
246 | 9fdf0c29 | David Gibson | env->gpr[3] = spapr_hypercall(env, env->gpr[3], &env->gpr[4]); |
247 | 9fdf0c29 | David Gibson | } |
248 | 9fdf0c29 | David Gibson | |
249 | 9fdf0c29 | David Gibson | /* pSeries LPAR / sPAPR hardware init */
|
250 | 9fdf0c29 | David Gibson | static void ppc_spapr_init(ram_addr_t ram_size, |
251 | 9fdf0c29 | David Gibson | const char *boot_device, |
252 | 9fdf0c29 | David Gibson | const char *kernel_filename, |
253 | 9fdf0c29 | David Gibson | const char *kernel_cmdline, |
254 | 9fdf0c29 | David Gibson | const char *initrd_filename, |
255 | 9fdf0c29 | David Gibson | const char *cpu_model) |
256 | 9fdf0c29 | David Gibson | { |
257 | 9fdf0c29 | David Gibson | CPUState *envs[MAX_CPUS]; |
258 | f43e3525 | David Gibson | void *fdt, *htab;
|
259 | 9fdf0c29 | David Gibson | int i;
|
260 | 9fdf0c29 | David Gibson | ram_addr_t ram_offset; |
261 | 39ac8455 | David Gibson | target_phys_addr_t fdt_addr, rtas_addr; |
262 | 9fdf0c29 | David Gibson | uint32_t kernel_base, initrd_base; |
263 | 39ac8455 | David Gibson | long kernel_size, initrd_size, htab_size, rtas_size;
|
264 | f43e3525 | David Gibson | long pteg_shift = 17; |
265 | 9fdf0c29 | David Gibson | int fdt_size;
|
266 | 39ac8455 | David Gibson | char *filename;
|
267 | 0201e2da | David Gibson | int irq = 16; |
268 | 9fdf0c29 | David Gibson | |
269 | 9fdf0c29 | David Gibson | spapr = qemu_malloc(sizeof(*spapr));
|
270 | 9fdf0c29 | David Gibson | cpu_ppc_hypercall = emulate_spapr_hypercall; |
271 | 9fdf0c29 | David Gibson | |
272 | 9fdf0c29 | David Gibson | /* We place the device tree just below either the top of RAM, or
|
273 | 9fdf0c29 | David Gibson | * 2GB, so that it can be processed with 32-bit code if
|
274 | 9fdf0c29 | David Gibson | * necessary */
|
275 | 9fdf0c29 | David Gibson | fdt_addr = MIN(ram_size, 0x80000000) - FDT_MAX_SIZE;
|
276 | 39ac8455 | David Gibson | /* RTAS goes just below that */
|
277 | 39ac8455 | David Gibson | rtas_addr = fdt_addr - RTAS_MAX_SIZE; |
278 | 9fdf0c29 | David Gibson | |
279 | 9fdf0c29 | David Gibson | /* init CPUs */
|
280 | 9fdf0c29 | David Gibson | if (cpu_model == NULL) { |
281 | 9fdf0c29 | David Gibson | cpu_model = "POWER7";
|
282 | 9fdf0c29 | David Gibson | } |
283 | 9fdf0c29 | David Gibson | for (i = 0; i < smp_cpus; i++) { |
284 | 9fdf0c29 | David Gibson | CPUState *env = cpu_init(cpu_model); |
285 | 9fdf0c29 | David Gibson | |
286 | 9fdf0c29 | David Gibson | if (!env) {
|
287 | 9fdf0c29 | David Gibson | fprintf(stderr, "Unable to find PowerPC CPU definition\n");
|
288 | 9fdf0c29 | David Gibson | exit(1);
|
289 | 9fdf0c29 | David Gibson | } |
290 | 9fdf0c29 | David Gibson | /* Set time-base frequency to 512 MHz */
|
291 | 9fdf0c29 | David Gibson | cpu_ppc_tb_init(env, TIMEBASE_FREQ); |
292 | 9fdf0c29 | David Gibson | qemu_register_reset((QEMUResetHandler *)&cpu_reset, env); |
293 | 9fdf0c29 | David Gibson | |
294 | 9fdf0c29 | David Gibson | env->hreset_vector = 0x60;
|
295 | 9fdf0c29 | David Gibson | env->hreset_excp_prefix = 0;
|
296 | 9fdf0c29 | David Gibson | env->gpr[3] = i;
|
297 | 9fdf0c29 | David Gibson | |
298 | 9fdf0c29 | David Gibson | envs[i] = env; |
299 | 9fdf0c29 | David Gibson | } |
300 | 9fdf0c29 | David Gibson | |
301 | 9fdf0c29 | David Gibson | /* allocate RAM */
|
302 | 9fdf0c29 | David Gibson | ram_offset = qemu_ram_alloc(NULL, "ppc_spapr.ram", ram_size); |
303 | 9fdf0c29 | David Gibson | cpu_register_physical_memory(0, ram_size, ram_offset);
|
304 | 9fdf0c29 | David Gibson | |
305 | f43e3525 | David Gibson | /* allocate hash page table. For now we always make this 16mb,
|
306 | f43e3525 | David Gibson | * later we should probably make it scale to the size of guest
|
307 | f43e3525 | David Gibson | * RAM */
|
308 | f43e3525 | David Gibson | htab_size = 1ULL << (pteg_shift + 7); |
309 | f43e3525 | David Gibson | htab = qemu_mallocz(htab_size); |
310 | f43e3525 | David Gibson | |
311 | f43e3525 | David Gibson | for (i = 0; i < smp_cpus; i++) { |
312 | f43e3525 | David Gibson | envs[i]->external_htab = htab; |
313 | f43e3525 | David Gibson | envs[i]->htab_base = -1;
|
314 | f43e3525 | David Gibson | envs[i]->htab_mask = htab_size - 1;
|
315 | f43e3525 | David Gibson | } |
316 | f43e3525 | David Gibson | |
317 | 39ac8455 | David Gibson | filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, "spapr-rtas.bin");
|
318 | 39ac8455 | David Gibson | rtas_size = load_image_targphys(filename, rtas_addr, ram_size - rtas_addr); |
319 | 39ac8455 | David Gibson | if (rtas_size < 0) { |
320 | 39ac8455 | David Gibson | hw_error("qemu: could not load LPAR rtas '%s'\n", filename);
|
321 | 39ac8455 | David Gibson | exit(1);
|
322 | 39ac8455 | David Gibson | } |
323 | 39ac8455 | David Gibson | qemu_free(filename); |
324 | 39ac8455 | David Gibson | |
325 | b5cec4c5 | David Gibson | /* Set up Interrupt Controller */
|
326 | b5cec4c5 | David Gibson | spapr->icp = xics_system_init(smp_cpus, envs, XICS_IRQS); |
327 | b5cec4c5 | David Gibson | |
328 | b5cec4c5 | David Gibson | /* Set up VIO bus */
|
329 | 4040ab72 | David Gibson | spapr->vio_bus = spapr_vio_bus_init(); |
330 | 4040ab72 | David Gibson | |
331 | 0201e2da | David Gibson | for (i = 0; i < MAX_SERIAL_PORTS; i++, irq++) { |
332 | 4040ab72 | David Gibson | if (serial_hds[i]) {
|
333 | 0201e2da | David Gibson | spapr_vty_create(spapr->vio_bus, i, serial_hds[i], |
334 | 0201e2da | David Gibson | xics_find_qirq(spapr->icp, irq), irq); |
335 | 4040ab72 | David Gibson | } |
336 | 4040ab72 | David Gibson | } |
337 | 9fdf0c29 | David Gibson | |
338 | 8d90ad90 | David Gibson | for (i = 0; i < nb_nics; i++, irq++) { |
339 | 8d90ad90 | David Gibson | NICInfo *nd = &nd_table[i]; |
340 | 8d90ad90 | David Gibson | |
341 | 8d90ad90 | David Gibson | if (!nd->model) {
|
342 | 8d90ad90 | David Gibson | nd->model = qemu_strdup("ibmveth");
|
343 | 8d90ad90 | David Gibson | } |
344 | 8d90ad90 | David Gibson | |
345 | 8d90ad90 | David Gibson | if (strcmp(nd->model, "ibmveth") == 0) { |
346 | 8d90ad90 | David Gibson | spapr_vlan_create(spapr->vio_bus, 0x1000 + i, nd,
|
347 | 8d90ad90 | David Gibson | xics_find_qirq(spapr->icp, irq), irq); |
348 | 8d90ad90 | David Gibson | } else {
|
349 | 8d90ad90 | David Gibson | fprintf(stderr, "pSeries (sPAPR) platform does not support "
|
350 | 8d90ad90 | David Gibson | "NIC model '%s' (only ibmveth is supported)\n",
|
351 | 8d90ad90 | David Gibson | nd->model); |
352 | 8d90ad90 | David Gibson | exit(1);
|
353 | 8d90ad90 | David Gibson | } |
354 | 8d90ad90 | David Gibson | } |
355 | 8d90ad90 | David Gibson | |
356 | 9fdf0c29 | David Gibson | if (kernel_filename) {
|
357 | 9fdf0c29 | David Gibson | uint64_t lowaddr = 0;
|
358 | 9fdf0c29 | David Gibson | |
359 | 9fdf0c29 | David Gibson | kernel_base = KERNEL_LOAD_ADDR; |
360 | 9fdf0c29 | David Gibson | |
361 | 9fdf0c29 | David Gibson | kernel_size = load_elf(kernel_filename, translate_kernel_address, NULL,
|
362 | 9fdf0c29 | David Gibson | NULL, &lowaddr, NULL, 1, ELF_MACHINE, 0); |
363 | 9fdf0c29 | David Gibson | if (kernel_size < 0) { |
364 | 9fdf0c29 | David Gibson | kernel_size = load_image_targphys(kernel_filename, kernel_base, |
365 | 9fdf0c29 | David Gibson | ram_size - kernel_base); |
366 | 9fdf0c29 | David Gibson | } |
367 | 9fdf0c29 | David Gibson | if (kernel_size < 0) { |
368 | 9fdf0c29 | David Gibson | fprintf(stderr, "qemu: could not load kernel '%s'\n",
|
369 | 9fdf0c29 | David Gibson | kernel_filename); |
370 | 9fdf0c29 | David Gibson | exit(1);
|
371 | 9fdf0c29 | David Gibson | } |
372 | 9fdf0c29 | David Gibson | |
373 | 9fdf0c29 | David Gibson | /* load initrd */
|
374 | 9fdf0c29 | David Gibson | if (initrd_filename) {
|
375 | 9fdf0c29 | David Gibson | initrd_base = INITRD_LOAD_ADDR; |
376 | 9fdf0c29 | David Gibson | initrd_size = load_image_targphys(initrd_filename, initrd_base, |
377 | 9fdf0c29 | David Gibson | ram_size - initrd_base); |
378 | 9fdf0c29 | David Gibson | if (initrd_size < 0) { |
379 | 9fdf0c29 | David Gibson | fprintf(stderr, "qemu: could not load initial ram disk '%s'\n",
|
380 | 9fdf0c29 | David Gibson | initrd_filename); |
381 | 9fdf0c29 | David Gibson | exit(1);
|
382 | 9fdf0c29 | David Gibson | } |
383 | 9fdf0c29 | David Gibson | } else {
|
384 | 9fdf0c29 | David Gibson | initrd_base = 0;
|
385 | 9fdf0c29 | David Gibson | initrd_size = 0;
|
386 | 9fdf0c29 | David Gibson | } |
387 | 9fdf0c29 | David Gibson | } else {
|
388 | 9fdf0c29 | David Gibson | fprintf(stderr, "pSeries machine needs -kernel for now");
|
389 | 9fdf0c29 | David Gibson | exit(1);
|
390 | 9fdf0c29 | David Gibson | } |
391 | 9fdf0c29 | David Gibson | |
392 | 9fdf0c29 | David Gibson | /* Prepare the device tree */
|
393 | 9fdf0c29 | David Gibson | fdt = spapr_create_fdt(&fdt_size, ram_size, cpu_model, envs, spapr, |
394 | f43e3525 | David Gibson | initrd_base, initrd_size, kernel_cmdline, |
395 | 39ac8455 | David Gibson | rtas_addr, rtas_size, pteg_shift + 7);
|
396 | 9fdf0c29 | David Gibson | assert(fdt != NULL);
|
397 | 9fdf0c29 | David Gibson | |
398 | 9fdf0c29 | David Gibson | cpu_physical_memory_write(fdt_addr, fdt, fdt_size); |
399 | 9fdf0c29 | David Gibson | |
400 | 9fdf0c29 | David Gibson | qemu_free(fdt); |
401 | 9fdf0c29 | David Gibson | |
402 | 9fdf0c29 | David Gibson | envs[0]->gpr[3] = fdt_addr; |
403 | 9fdf0c29 | David Gibson | envs[0]->gpr[5] = 0; |
404 | 9fdf0c29 | David Gibson | envs[0]->hreset_vector = kernel_base;
|
405 | 9fdf0c29 | David Gibson | } |
406 | 9fdf0c29 | David Gibson | |
407 | 9fdf0c29 | David Gibson | static QEMUMachine spapr_machine = {
|
408 | 9fdf0c29 | David Gibson | .name = "pseries",
|
409 | 9fdf0c29 | David Gibson | .desc = "pSeries Logical Partition (PAPR compliant)",
|
410 | 9fdf0c29 | David Gibson | .init = ppc_spapr_init, |
411 | 9fdf0c29 | David Gibson | .max_cpus = MAX_CPUS, |
412 | 9fdf0c29 | David Gibson | .no_vga = 1,
|
413 | 9fdf0c29 | David Gibson | .no_parallel = 1,
|
414 | 9fdf0c29 | David Gibson | }; |
415 | 9fdf0c29 | David Gibson | |
416 | 9fdf0c29 | David Gibson | static void spapr_machine_init(void) |
417 | 9fdf0c29 | David Gibson | { |
418 | 9fdf0c29 | David Gibson | qemu_register_machine(&spapr_machine); |
419 | 9fdf0c29 | David Gibson | } |
420 | 9fdf0c29 | David Gibson | |
421 | 9fdf0c29 | David Gibson | machine_init(spapr_machine_init); |