root / hw / musicpal.c @ b8c18e4c
History | View | Annotate | Download (41.1 kB)
1 | 24859b68 | balrog | /*
|
---|---|---|---|
2 | 24859b68 | balrog | * Marvell MV88W8618 / Freecom MusicPal emulation.
|
3 | 24859b68 | balrog | *
|
4 | 24859b68 | balrog | * Copyright (c) 2008 Jan Kiszka
|
5 | 24859b68 | balrog | *
|
6 | 24859b68 | balrog | * This code is licenced under the GNU GPL v2.
|
7 | 24859b68 | balrog | */
|
8 | 24859b68 | balrog | |
9 | 24859b68 | balrog | #include "hw.h" |
10 | 24859b68 | balrog | #include "arm-misc.h" |
11 | 24859b68 | balrog | #include "devices.h" |
12 | 24859b68 | balrog | #include "net.h" |
13 | 24859b68 | balrog | #include "sysemu.h" |
14 | 24859b68 | balrog | #include "boards.h" |
15 | 24859b68 | balrog | #include "pc.h" |
16 | 24859b68 | balrog | #include "qemu-timer.h" |
17 | 24859b68 | balrog | #include "block.h" |
18 | 24859b68 | balrog | #include "flash.h" |
19 | 24859b68 | balrog | #include "console.h" |
20 | 24859b68 | balrog | #include "audio/audio.h" |
21 | 24859b68 | balrog | #include "i2c.h" |
22 | 24859b68 | balrog | |
23 | 718ec0be | malc | #define MP_MISC_BASE 0x80002000 |
24 | 718ec0be | malc | #define MP_MISC_SIZE 0x00001000 |
25 | 718ec0be | malc | |
26 | 24859b68 | balrog | #define MP_ETH_BASE 0x80008000 |
27 | 24859b68 | balrog | #define MP_ETH_SIZE 0x00001000 |
28 | 24859b68 | balrog | |
29 | 718ec0be | malc | #define MP_WLAN_BASE 0x8000C000 |
30 | 718ec0be | malc | #define MP_WLAN_SIZE 0x00000800 |
31 | 718ec0be | malc | |
32 | 24859b68 | balrog | #define MP_UART1_BASE 0x8000C840 |
33 | 24859b68 | balrog | #define MP_UART2_BASE 0x8000C940 |
34 | 24859b68 | balrog | |
35 | 718ec0be | malc | #define MP_GPIO_BASE 0x8000D000 |
36 | 718ec0be | malc | #define MP_GPIO_SIZE 0x00001000 |
37 | 718ec0be | malc | |
38 | 24859b68 | balrog | #define MP_FLASHCFG_BASE 0x90006000 |
39 | 24859b68 | balrog | #define MP_FLASHCFG_SIZE 0x00001000 |
40 | 24859b68 | balrog | |
41 | 24859b68 | balrog | #define MP_AUDIO_BASE 0x90007000 |
42 | 24859b68 | balrog | #define MP_AUDIO_SIZE 0x00001000 |
43 | 24859b68 | balrog | |
44 | 24859b68 | balrog | #define MP_PIC_BASE 0x90008000 |
45 | 24859b68 | balrog | #define MP_PIC_SIZE 0x00001000 |
46 | 24859b68 | balrog | |
47 | 24859b68 | balrog | #define MP_PIT_BASE 0x90009000 |
48 | 24859b68 | balrog | #define MP_PIT_SIZE 0x00001000 |
49 | 24859b68 | balrog | |
50 | 24859b68 | balrog | #define MP_LCD_BASE 0x9000c000 |
51 | 24859b68 | balrog | #define MP_LCD_SIZE 0x00001000 |
52 | 24859b68 | balrog | |
53 | 24859b68 | balrog | #define MP_SRAM_BASE 0xC0000000 |
54 | 24859b68 | balrog | #define MP_SRAM_SIZE 0x00020000 |
55 | 24859b68 | balrog | |
56 | 24859b68 | balrog | #define MP_RAM_DEFAULT_SIZE 32*1024*1024 |
57 | 24859b68 | balrog | #define MP_FLASH_SIZE_MAX 32*1024*1024 |
58 | 24859b68 | balrog | |
59 | 24859b68 | balrog | #define MP_TIMER1_IRQ 4 |
60 | 24859b68 | balrog | /* ... */
|
61 | 24859b68 | balrog | #define MP_TIMER4_IRQ 7 |
62 | 24859b68 | balrog | #define MP_EHCI_IRQ 8 |
63 | 24859b68 | balrog | #define MP_ETH_IRQ 9 |
64 | 24859b68 | balrog | #define MP_UART1_IRQ 11 |
65 | 24859b68 | balrog | #define MP_UART2_IRQ 11 |
66 | 24859b68 | balrog | #define MP_GPIO_IRQ 12 |
67 | 24859b68 | balrog | #define MP_RTC_IRQ 28 |
68 | 24859b68 | balrog | #define MP_AUDIO_IRQ 30 |
69 | 24859b68 | balrog | |
70 | 24859b68 | balrog | static uint32_t gpio_in_state = 0xffffffff; |
71 | 7c6ce4ba | balrog | static uint32_t gpio_isr;
|
72 | 24859b68 | balrog | static uint32_t gpio_out_state;
|
73 | 24859b68 | balrog | static ram_addr_t sram_off;
|
74 | 24859b68 | balrog | |
75 | 24859b68 | balrog | /* Address conversion helpers */
|
76 | 24859b68 | balrog | static void *target2host_addr(uint32_t addr) |
77 | 24859b68 | balrog | { |
78 | 24859b68 | balrog | if (addr < MP_SRAM_BASE) {
|
79 | 24859b68 | balrog | if (addr >= MP_RAM_DEFAULT_SIZE)
|
80 | 24859b68 | balrog | return NULL; |
81 | 24859b68 | balrog | return (void *)(phys_ram_base + addr); |
82 | 24859b68 | balrog | } else {
|
83 | 24859b68 | balrog | if (addr >= MP_SRAM_BASE + MP_SRAM_SIZE)
|
84 | 24859b68 | balrog | return NULL; |
85 | 24859b68 | balrog | return (void *)(phys_ram_base + sram_off + addr - MP_SRAM_BASE); |
86 | 24859b68 | balrog | } |
87 | 24859b68 | balrog | } |
88 | 24859b68 | balrog | |
89 | 24859b68 | balrog | static uint32_t host2target_addr(void *addr) |
90 | 24859b68 | balrog | { |
91 | 24859b68 | balrog | if (addr < ((void *)phys_ram_base) + sram_off) |
92 | 24859b68 | balrog | return (unsigned long)addr - (unsigned long)phys_ram_base; |
93 | 24859b68 | balrog | else
|
94 | 24859b68 | balrog | return (unsigned long)addr - (unsigned long)phys_ram_base - |
95 | 24859b68 | balrog | sram_off + MP_SRAM_BASE; |
96 | 24859b68 | balrog | } |
97 | 24859b68 | balrog | |
98 | 24859b68 | balrog | |
99 | 24859b68 | balrog | typedef enum i2c_state { |
100 | 24859b68 | balrog | STOPPED = 0,
|
101 | 24859b68 | balrog | INITIALIZING, |
102 | 24859b68 | balrog | SENDING_BIT7, |
103 | 24859b68 | balrog | SENDING_BIT6, |
104 | 24859b68 | balrog | SENDING_BIT5, |
105 | 24859b68 | balrog | SENDING_BIT4, |
106 | 24859b68 | balrog | SENDING_BIT3, |
107 | 24859b68 | balrog | SENDING_BIT2, |
108 | 24859b68 | balrog | SENDING_BIT1, |
109 | 24859b68 | balrog | SENDING_BIT0, |
110 | 24859b68 | balrog | WAITING_FOR_ACK, |
111 | 24859b68 | balrog | RECEIVING_BIT7, |
112 | 24859b68 | balrog | RECEIVING_BIT6, |
113 | 24859b68 | balrog | RECEIVING_BIT5, |
114 | 24859b68 | balrog | RECEIVING_BIT4, |
115 | 24859b68 | balrog | RECEIVING_BIT3, |
116 | 24859b68 | balrog | RECEIVING_BIT2, |
117 | 24859b68 | balrog | RECEIVING_BIT1, |
118 | 24859b68 | balrog | RECEIVING_BIT0, |
119 | 24859b68 | balrog | SENDING_ACK |
120 | 24859b68 | balrog | } i2c_state; |
121 | 24859b68 | balrog | |
122 | 24859b68 | balrog | typedef struct i2c_interface { |
123 | 24859b68 | balrog | i2c_bus *bus; |
124 | 24859b68 | balrog | i2c_state state; |
125 | 24859b68 | balrog | int last_data;
|
126 | 24859b68 | balrog | int last_clock;
|
127 | 24859b68 | balrog | uint8_t buffer; |
128 | 24859b68 | balrog | int current_addr;
|
129 | 24859b68 | balrog | } i2c_interface; |
130 | 24859b68 | balrog | |
131 | 24859b68 | balrog | static void i2c_enter_stop(i2c_interface *i2c) |
132 | 24859b68 | balrog | { |
133 | 24859b68 | balrog | if (i2c->current_addr >= 0) |
134 | 24859b68 | balrog | i2c_end_transfer(i2c->bus); |
135 | 24859b68 | balrog | i2c->current_addr = -1;
|
136 | 24859b68 | balrog | i2c->state = STOPPED; |
137 | 24859b68 | balrog | } |
138 | 24859b68 | balrog | |
139 | 24859b68 | balrog | static void i2c_state_update(i2c_interface *i2c, int data, int clock) |
140 | 24859b68 | balrog | { |
141 | 24859b68 | balrog | if (!i2c)
|
142 | 24859b68 | balrog | return;
|
143 | 24859b68 | balrog | |
144 | 24859b68 | balrog | switch (i2c->state) {
|
145 | 24859b68 | balrog | case STOPPED:
|
146 | 24859b68 | balrog | if (data == 0 && i2c->last_data == 1 && clock == 1) |
147 | 24859b68 | balrog | i2c->state = INITIALIZING; |
148 | 24859b68 | balrog | break;
|
149 | 24859b68 | balrog | |
150 | 24859b68 | balrog | case INITIALIZING:
|
151 | 24859b68 | balrog | if (clock == 0 && i2c->last_clock == 1 && data == 0) |
152 | 24859b68 | balrog | i2c->state = SENDING_BIT7; |
153 | 24859b68 | balrog | else
|
154 | 24859b68 | balrog | i2c_enter_stop(i2c); |
155 | 24859b68 | balrog | break;
|
156 | 24859b68 | balrog | |
157 | 24859b68 | balrog | case SENDING_BIT7 ... SENDING_BIT0:
|
158 | 24859b68 | balrog | if (clock == 0 && i2c->last_clock == 1) { |
159 | 24859b68 | balrog | i2c->buffer = (i2c->buffer << 1) | data;
|
160 | 24859b68 | balrog | i2c->state++; /* will end up in WAITING_FOR_ACK */
|
161 | 24859b68 | balrog | } else if (data == 1 && i2c->last_data == 0 && clock == 1) |
162 | 24859b68 | balrog | i2c_enter_stop(i2c); |
163 | 24859b68 | balrog | break;
|
164 | 24859b68 | balrog | |
165 | 24859b68 | balrog | case WAITING_FOR_ACK:
|
166 | 24859b68 | balrog | if (clock == 0 && i2c->last_clock == 1) { |
167 | 24859b68 | balrog | if (i2c->current_addr < 0) { |
168 | 24859b68 | balrog | i2c->current_addr = i2c->buffer; |
169 | 24859b68 | balrog | i2c_start_transfer(i2c->bus, i2c->current_addr & 0xfe,
|
170 | 24859b68 | balrog | i2c->buffer & 1);
|
171 | 24859b68 | balrog | } else
|
172 | 24859b68 | balrog | i2c_send(i2c->bus, i2c->buffer); |
173 | 24859b68 | balrog | if (i2c->current_addr & 1) { |
174 | 24859b68 | balrog | i2c->state = RECEIVING_BIT7; |
175 | 24859b68 | balrog | i2c->buffer = i2c_recv(i2c->bus); |
176 | 24859b68 | balrog | } else
|
177 | 24859b68 | balrog | i2c->state = SENDING_BIT7; |
178 | 24859b68 | balrog | } else if (data == 1 && i2c->last_data == 0 && clock == 1) |
179 | 24859b68 | balrog | i2c_enter_stop(i2c); |
180 | 24859b68 | balrog | break;
|
181 | 24859b68 | balrog | |
182 | 24859b68 | balrog | case RECEIVING_BIT7 ... RECEIVING_BIT0:
|
183 | 24859b68 | balrog | if (clock == 0 && i2c->last_clock == 1) { |
184 | 24859b68 | balrog | i2c->state++; /* will end up in SENDING_ACK */
|
185 | 24859b68 | balrog | i2c->buffer <<= 1;
|
186 | 24859b68 | balrog | } else if (data == 1 && i2c->last_data == 0 && clock == 1) |
187 | 24859b68 | balrog | i2c_enter_stop(i2c); |
188 | 24859b68 | balrog | break;
|
189 | 24859b68 | balrog | |
190 | 24859b68 | balrog | case SENDING_ACK:
|
191 | 24859b68 | balrog | if (clock == 0 && i2c->last_clock == 1) { |
192 | 24859b68 | balrog | i2c->state = RECEIVING_BIT7; |
193 | 24859b68 | balrog | if (data == 0) |
194 | 24859b68 | balrog | i2c->buffer = i2c_recv(i2c->bus); |
195 | 24859b68 | balrog | else
|
196 | 24859b68 | balrog | i2c_nack(i2c->bus); |
197 | 24859b68 | balrog | } else if (data == 1 && i2c->last_data == 0 && clock == 1) |
198 | 24859b68 | balrog | i2c_enter_stop(i2c); |
199 | 24859b68 | balrog | break;
|
200 | 24859b68 | balrog | } |
201 | 24859b68 | balrog | |
202 | 24859b68 | balrog | i2c->last_data = data; |
203 | 24859b68 | balrog | i2c->last_clock = clock; |
204 | 24859b68 | balrog | } |
205 | 24859b68 | balrog | |
206 | 24859b68 | balrog | static int i2c_get_data(i2c_interface *i2c) |
207 | 24859b68 | balrog | { |
208 | 24859b68 | balrog | if (!i2c)
|
209 | 24859b68 | balrog | return 0; |
210 | 24859b68 | balrog | |
211 | 24859b68 | balrog | switch (i2c->state) {
|
212 | 24859b68 | balrog | case RECEIVING_BIT7 ... RECEIVING_BIT0:
|
213 | 24859b68 | balrog | return (i2c->buffer >> 7); |
214 | 24859b68 | balrog | |
215 | 24859b68 | balrog | case WAITING_FOR_ACK:
|
216 | 24859b68 | balrog | default:
|
217 | 24859b68 | balrog | return 0; |
218 | 24859b68 | balrog | } |
219 | 24859b68 | balrog | } |
220 | 24859b68 | balrog | |
221 | 24859b68 | balrog | static i2c_interface *mixer_i2c;
|
222 | 24859b68 | balrog | |
223 | 24859b68 | balrog | #ifdef HAS_AUDIO
|
224 | 24859b68 | balrog | |
225 | 24859b68 | balrog | /* Audio register offsets */
|
226 | 24859b68 | balrog | #define MP_AUDIO_PLAYBACK_MODE 0x00 |
227 | 24859b68 | balrog | #define MP_AUDIO_CLOCK_DIV 0x18 |
228 | 24859b68 | balrog | #define MP_AUDIO_IRQ_STATUS 0x20 |
229 | 24859b68 | balrog | #define MP_AUDIO_IRQ_ENABLE 0x24 |
230 | 24859b68 | balrog | #define MP_AUDIO_TX_START_LO 0x28 |
231 | 24859b68 | balrog | #define MP_AUDIO_TX_THRESHOLD 0x2C |
232 | 24859b68 | balrog | #define MP_AUDIO_TX_STATUS 0x38 |
233 | 24859b68 | balrog | #define MP_AUDIO_TX_START_HI 0x40 |
234 | 24859b68 | balrog | |
235 | 24859b68 | balrog | /* Status register and IRQ enable bits */
|
236 | 24859b68 | balrog | #define MP_AUDIO_TX_HALF (1 << 6) |
237 | 24859b68 | balrog | #define MP_AUDIO_TX_FULL (1 << 7) |
238 | 24859b68 | balrog | |
239 | 24859b68 | balrog | /* Playback mode bits */
|
240 | 24859b68 | balrog | #define MP_AUDIO_16BIT_SAMPLE (1 << 0) |
241 | 24859b68 | balrog | #define MP_AUDIO_PLAYBACK_EN (1 << 7) |
242 | 24859b68 | balrog | #define MP_AUDIO_CLOCK_24MHZ (1 << 9) |
243 | 4001a81e | balrog | #define MP_AUDIO_MONO (1 << 14) |
244 | 24859b68 | balrog | |
245 | 24859b68 | balrog | /* Wolfson 8750 I2C address */
|
246 | 24859b68 | balrog | #define MP_WM_ADDR 0x34 |
247 | 24859b68 | balrog | |
248 | b1d8e52e | blueswir1 | static const char audio_name[] = "mv88w8618"; |
249 | 24859b68 | balrog | |
250 | 24859b68 | balrog | typedef struct musicpal_audio_state { |
251 | 24859b68 | balrog | qemu_irq irq; |
252 | 24859b68 | balrog | uint32_t playback_mode; |
253 | 24859b68 | balrog | uint32_t status; |
254 | 24859b68 | balrog | uint32_t irq_enable; |
255 | 24859b68 | balrog | unsigned long phys_buf; |
256 | a350e694 | balrog | int8_t *target_buffer; |
257 | 24859b68 | balrog | unsigned int threshold; |
258 | 24859b68 | balrog | unsigned int play_pos; |
259 | 24859b68 | balrog | unsigned int last_free; |
260 | 24859b68 | balrog | uint32_t clock_div; |
261 | 24859b68 | balrog | i2c_slave *wm; |
262 | 24859b68 | balrog | } musicpal_audio_state; |
263 | 24859b68 | balrog | |
264 | 24859b68 | balrog | static void audio_callback(void *opaque, int free_out, int free_in) |
265 | 24859b68 | balrog | { |
266 | 24859b68 | balrog | musicpal_audio_state *s = opaque; |
267 | 4f3cb3be | balrog | int16_t *codec_buffer; |
268 | a350e694 | balrog | int8_t *mem_buffer; |
269 | 24859b68 | balrog | int pos, block_size;
|
270 | 24859b68 | balrog | |
271 | 24859b68 | balrog | if (!(s->playback_mode & MP_AUDIO_PLAYBACK_EN))
|
272 | 24859b68 | balrog | return;
|
273 | 24859b68 | balrog | |
274 | 24859b68 | balrog | if (s->playback_mode & MP_AUDIO_16BIT_SAMPLE)
|
275 | 4001a81e | balrog | free_out <<= 1;
|
276 | 4001a81e | balrog | |
277 | 4001a81e | balrog | if (!(s->playback_mode & MP_AUDIO_MONO))
|
278 | 24859b68 | balrog | free_out <<= 1;
|
279 | 24859b68 | balrog | |
280 | 24859b68 | balrog | block_size = s->threshold/2;
|
281 | 24859b68 | balrog | if (free_out - s->last_free < block_size)
|
282 | 24859b68 | balrog | return;
|
283 | 24859b68 | balrog | |
284 | 4001a81e | balrog | mem_buffer = s->target_buffer + s->play_pos; |
285 | 4001a81e | balrog | if (s->playback_mode & MP_AUDIO_16BIT_SAMPLE) {
|
286 | 4001a81e | balrog | if (s->playback_mode & MP_AUDIO_MONO) {
|
287 | 4001a81e | balrog | codec_buffer = wm8750_dac_buffer(s->wm, block_size >> 1);
|
288 | 4001a81e | balrog | for (pos = 0; pos < block_size; pos += 2) { |
289 | a350e694 | balrog | *codec_buffer++ = *(int16_t *)mem_buffer; |
290 | a350e694 | balrog | *codec_buffer++ = *(int16_t *)mem_buffer; |
291 | 4f3cb3be | balrog | mem_buffer += 2;
|
292 | 4001a81e | balrog | } |
293 | 4001a81e | balrog | } else
|
294 | 4001a81e | balrog | memcpy(wm8750_dac_buffer(s->wm, block_size >> 2),
|
295 | 4001a81e | balrog | (uint32_t *)mem_buffer, block_size); |
296 | 4001a81e | balrog | } else {
|
297 | 4001a81e | balrog | if (s->playback_mode & MP_AUDIO_MONO) {
|
298 | 4001a81e | balrog | codec_buffer = wm8750_dac_buffer(s->wm, block_size); |
299 | 4001a81e | balrog | for (pos = 0; pos < block_size; pos++) { |
300 | a350e694 | balrog | *codec_buffer++ = cpu_to_le16(256 * *mem_buffer);
|
301 | a350e694 | balrog | *codec_buffer++ = cpu_to_le16(256 * *mem_buffer++);
|
302 | 4001a81e | balrog | } |
303 | 4001a81e | balrog | } else {
|
304 | 4001a81e | balrog | codec_buffer = wm8750_dac_buffer(s->wm, block_size >> 1);
|
305 | 4001a81e | balrog | for (pos = 0; pos < block_size; pos += 2) { |
306 | a350e694 | balrog | *codec_buffer++ = cpu_to_le16(256 * *mem_buffer++);
|
307 | a350e694 | balrog | *codec_buffer++ = cpu_to_le16(256 * *mem_buffer++);
|
308 | 4001a81e | balrog | } |
309 | 24859b68 | balrog | } |
310 | 662caa6f | balrog | } |
311 | 662caa6f | balrog | wm8750_dac_commit(s->wm); |
312 | 24859b68 | balrog | |
313 | 24859b68 | balrog | s->last_free = free_out - block_size; |
314 | 24859b68 | balrog | |
315 | 24859b68 | balrog | if (s->play_pos == 0) { |
316 | 24859b68 | balrog | s->status |= MP_AUDIO_TX_HALF; |
317 | 24859b68 | balrog | s->play_pos = block_size; |
318 | 24859b68 | balrog | } else {
|
319 | 24859b68 | balrog | s->status |= MP_AUDIO_TX_FULL; |
320 | 24859b68 | balrog | s->play_pos = 0;
|
321 | 24859b68 | balrog | } |
322 | 24859b68 | balrog | |
323 | 24859b68 | balrog | if (s->status & s->irq_enable)
|
324 | 24859b68 | balrog | qemu_irq_raise(s->irq); |
325 | 24859b68 | balrog | } |
326 | 24859b68 | balrog | |
327 | af83e09e | balrog | static void musicpal_audio_clock_update(musicpal_audio_state *s) |
328 | af83e09e | balrog | { |
329 | af83e09e | balrog | int rate;
|
330 | af83e09e | balrog | |
331 | af83e09e | balrog | if (s->playback_mode & MP_AUDIO_CLOCK_24MHZ)
|
332 | af83e09e | balrog | rate = 24576000 / 64; /* 24.576MHz */ |
333 | af83e09e | balrog | else
|
334 | af83e09e | balrog | rate = 11289600 / 64; /* 11.2896MHz */ |
335 | af83e09e | balrog | |
336 | af83e09e | balrog | rate /= ((s->clock_div >> 8) & 0xff) + 1; |
337 | af83e09e | balrog | |
338 | 91834991 | balrog | wm8750_set_bclk_in(s->wm, rate); |
339 | af83e09e | balrog | } |
340 | af83e09e | balrog | |
341 | 24859b68 | balrog | static uint32_t musicpal_audio_read(void *opaque, target_phys_addr_t offset) |
342 | 24859b68 | balrog | { |
343 | 24859b68 | balrog | musicpal_audio_state *s = opaque; |
344 | 24859b68 | balrog | |
345 | 24859b68 | balrog | switch (offset) {
|
346 | 24859b68 | balrog | case MP_AUDIO_PLAYBACK_MODE:
|
347 | 24859b68 | balrog | return s->playback_mode;
|
348 | 24859b68 | balrog | |
349 | 24859b68 | balrog | case MP_AUDIO_CLOCK_DIV:
|
350 | 24859b68 | balrog | return s->clock_div;
|
351 | 24859b68 | balrog | |
352 | 24859b68 | balrog | case MP_AUDIO_IRQ_STATUS:
|
353 | 24859b68 | balrog | return s->status;
|
354 | 24859b68 | balrog | |
355 | 24859b68 | balrog | case MP_AUDIO_IRQ_ENABLE:
|
356 | 24859b68 | balrog | return s->irq_enable;
|
357 | 24859b68 | balrog | |
358 | 24859b68 | balrog | case MP_AUDIO_TX_STATUS:
|
359 | 24859b68 | balrog | return s->play_pos >> 2; |
360 | 24859b68 | balrog | |
361 | 24859b68 | balrog | default:
|
362 | 24859b68 | balrog | return 0; |
363 | 24859b68 | balrog | } |
364 | 24859b68 | balrog | } |
365 | 24859b68 | balrog | |
366 | 24859b68 | balrog | static void musicpal_audio_write(void *opaque, target_phys_addr_t offset, |
367 | 24859b68 | balrog | uint32_t value) |
368 | 24859b68 | balrog | { |
369 | 24859b68 | balrog | musicpal_audio_state *s = opaque; |
370 | 24859b68 | balrog | |
371 | 24859b68 | balrog | switch (offset) {
|
372 | 24859b68 | balrog | case MP_AUDIO_PLAYBACK_MODE:
|
373 | 24859b68 | balrog | if (value & MP_AUDIO_PLAYBACK_EN &&
|
374 | 24859b68 | balrog | !(s->playback_mode & MP_AUDIO_PLAYBACK_EN)) { |
375 | 24859b68 | balrog | s->status = 0;
|
376 | 24859b68 | balrog | s->last_free = 0;
|
377 | 24859b68 | balrog | s->play_pos = 0;
|
378 | 24859b68 | balrog | } |
379 | 24859b68 | balrog | s->playback_mode = value; |
380 | af83e09e | balrog | musicpal_audio_clock_update(s); |
381 | 24859b68 | balrog | break;
|
382 | 24859b68 | balrog | |
383 | 24859b68 | balrog | case MP_AUDIO_CLOCK_DIV:
|
384 | 24859b68 | balrog | s->clock_div = value; |
385 | 24859b68 | balrog | s->last_free = 0;
|
386 | 24859b68 | balrog | s->play_pos = 0;
|
387 | af83e09e | balrog | musicpal_audio_clock_update(s); |
388 | 24859b68 | balrog | break;
|
389 | 24859b68 | balrog | |
390 | 24859b68 | balrog | case MP_AUDIO_IRQ_STATUS:
|
391 | 24859b68 | balrog | s->status &= ~value; |
392 | 24859b68 | balrog | break;
|
393 | 24859b68 | balrog | |
394 | 24859b68 | balrog | case MP_AUDIO_IRQ_ENABLE:
|
395 | 24859b68 | balrog | s->irq_enable = value; |
396 | 24859b68 | balrog | if (s->status & s->irq_enable)
|
397 | 24859b68 | balrog | qemu_irq_raise(s->irq); |
398 | 24859b68 | balrog | break;
|
399 | 24859b68 | balrog | |
400 | 24859b68 | balrog | case MP_AUDIO_TX_START_LO:
|
401 | 24859b68 | balrog | s->phys_buf = (s->phys_buf & 0xFFFF0000) | (value & 0xFFFF); |
402 | 24859b68 | balrog | s->target_buffer = target2host_addr(s->phys_buf); |
403 | 24859b68 | balrog | s->play_pos = 0;
|
404 | 24859b68 | balrog | s->last_free = 0;
|
405 | 24859b68 | balrog | break;
|
406 | 24859b68 | balrog | |
407 | 24859b68 | balrog | case MP_AUDIO_TX_THRESHOLD:
|
408 | 24859b68 | balrog | s->threshold = (value + 1) * 4; |
409 | 24859b68 | balrog | break;
|
410 | 24859b68 | balrog | |
411 | 24859b68 | balrog | case MP_AUDIO_TX_START_HI:
|
412 | 24859b68 | balrog | s->phys_buf = (s->phys_buf & 0xFFFF) | (value << 16); |
413 | 24859b68 | balrog | s->target_buffer = target2host_addr(s->phys_buf); |
414 | 24859b68 | balrog | s->play_pos = 0;
|
415 | 24859b68 | balrog | s->last_free = 0;
|
416 | 24859b68 | balrog | break;
|
417 | 24859b68 | balrog | } |
418 | 24859b68 | balrog | } |
419 | 24859b68 | balrog | |
420 | 24859b68 | balrog | static void musicpal_audio_reset(void *opaque) |
421 | 24859b68 | balrog | { |
422 | 24859b68 | balrog | musicpal_audio_state *s = opaque; |
423 | 24859b68 | balrog | |
424 | 24859b68 | balrog | s->playback_mode = 0;
|
425 | 24859b68 | balrog | s->status = 0;
|
426 | 24859b68 | balrog | s->irq_enable = 0;
|
427 | 24859b68 | balrog | } |
428 | 24859b68 | balrog | |
429 | 24859b68 | balrog | static CPUReadMemoryFunc *musicpal_audio_readfn[] = {
|
430 | 24859b68 | balrog | musicpal_audio_read, |
431 | 24859b68 | balrog | musicpal_audio_read, |
432 | 24859b68 | balrog | musicpal_audio_read |
433 | 24859b68 | balrog | }; |
434 | 24859b68 | balrog | |
435 | 24859b68 | balrog | static CPUWriteMemoryFunc *musicpal_audio_writefn[] = {
|
436 | 24859b68 | balrog | musicpal_audio_write, |
437 | 24859b68 | balrog | musicpal_audio_write, |
438 | 24859b68 | balrog | musicpal_audio_write |
439 | 24859b68 | balrog | }; |
440 | 24859b68 | balrog | |
441 | 718ec0be | malc | static i2c_interface *musicpal_audio_init(qemu_irq irq)
|
442 | 24859b68 | balrog | { |
443 | 24859b68 | balrog | AudioState *audio; |
444 | 24859b68 | balrog | musicpal_audio_state *s; |
445 | 24859b68 | balrog | i2c_interface *i2c; |
446 | 24859b68 | balrog | int iomemtype;
|
447 | 24859b68 | balrog | |
448 | 24859b68 | balrog | audio = AUD_init(); |
449 | 24859b68 | balrog | if (!audio) {
|
450 | 24859b68 | balrog | AUD_log(audio_name, "No audio state\n");
|
451 | 24859b68 | balrog | return NULL; |
452 | 24859b68 | balrog | } |
453 | 24859b68 | balrog | |
454 | 24859b68 | balrog | s = qemu_mallocz(sizeof(musicpal_audio_state));
|
455 | 24859b68 | balrog | s->irq = irq; |
456 | 24859b68 | balrog | |
457 | 24859b68 | balrog | i2c = qemu_mallocz(sizeof(i2c_interface));
|
458 | 24859b68 | balrog | i2c->bus = i2c_init_bus(); |
459 | 24859b68 | balrog | i2c->current_addr = -1;
|
460 | 24859b68 | balrog | |
461 | 24859b68 | balrog | s->wm = wm8750_init(i2c->bus, audio); |
462 | 24859b68 | balrog | if (!s->wm)
|
463 | 24859b68 | balrog | return NULL; |
464 | 24859b68 | balrog | i2c_set_slave_address(s->wm, MP_WM_ADDR); |
465 | 24859b68 | balrog | wm8750_data_req_set(s->wm, audio_callback, s); |
466 | 24859b68 | balrog | |
467 | 24859b68 | balrog | iomemtype = cpu_register_io_memory(0, musicpal_audio_readfn,
|
468 | 24859b68 | balrog | musicpal_audio_writefn, s); |
469 | 718ec0be | malc | cpu_register_physical_memory(MP_AUDIO_BASE, MP_AUDIO_SIZE, iomemtype); |
470 | 24859b68 | balrog | |
471 | 24859b68 | balrog | qemu_register_reset(musicpal_audio_reset, s); |
472 | 24859b68 | balrog | |
473 | 24859b68 | balrog | return i2c;
|
474 | 24859b68 | balrog | } |
475 | 24859b68 | balrog | #else /* !HAS_AUDIO */ |
476 | 718ec0be | malc | static i2c_interface *musicpal_audio_init(qemu_irq irq)
|
477 | 24859b68 | balrog | { |
478 | 24859b68 | balrog | return NULL; |
479 | 24859b68 | balrog | } |
480 | 24859b68 | balrog | #endif /* !HAS_AUDIO */ |
481 | 24859b68 | balrog | |
482 | 24859b68 | balrog | /* Ethernet register offsets */
|
483 | 24859b68 | balrog | #define MP_ETH_SMIR 0x010 |
484 | 24859b68 | balrog | #define MP_ETH_PCXR 0x408 |
485 | 24859b68 | balrog | #define MP_ETH_SDCMR 0x448 |
486 | 24859b68 | balrog | #define MP_ETH_ICR 0x450 |
487 | 24859b68 | balrog | #define MP_ETH_IMR 0x458 |
488 | 24859b68 | balrog | #define MP_ETH_FRDP0 0x480 |
489 | 24859b68 | balrog | #define MP_ETH_FRDP1 0x484 |
490 | 24859b68 | balrog | #define MP_ETH_FRDP2 0x488 |
491 | 24859b68 | balrog | #define MP_ETH_FRDP3 0x48C |
492 | 24859b68 | balrog | #define MP_ETH_CRDP0 0x4A0 |
493 | 24859b68 | balrog | #define MP_ETH_CRDP1 0x4A4 |
494 | 24859b68 | balrog | #define MP_ETH_CRDP2 0x4A8 |
495 | 24859b68 | balrog | #define MP_ETH_CRDP3 0x4AC |
496 | 24859b68 | balrog | #define MP_ETH_CTDP0 0x4E0 |
497 | 24859b68 | balrog | #define MP_ETH_CTDP1 0x4E4 |
498 | 24859b68 | balrog | #define MP_ETH_CTDP2 0x4E8 |
499 | 24859b68 | balrog | #define MP_ETH_CTDP3 0x4EC |
500 | 24859b68 | balrog | |
501 | 24859b68 | balrog | /* MII PHY access */
|
502 | 24859b68 | balrog | #define MP_ETH_SMIR_DATA 0x0000FFFF |
503 | 24859b68 | balrog | #define MP_ETH_SMIR_ADDR 0x03FF0000 |
504 | 24859b68 | balrog | #define MP_ETH_SMIR_OPCODE (1 << 26) /* Read value */ |
505 | 24859b68 | balrog | #define MP_ETH_SMIR_RDVALID (1 << 27) |
506 | 24859b68 | balrog | |
507 | 24859b68 | balrog | /* PHY registers */
|
508 | 24859b68 | balrog | #define MP_ETH_PHY1_BMSR 0x00210000 |
509 | 24859b68 | balrog | #define MP_ETH_PHY1_PHYSID1 0x00410000 |
510 | 24859b68 | balrog | #define MP_ETH_PHY1_PHYSID2 0x00610000 |
511 | 24859b68 | balrog | |
512 | 24859b68 | balrog | #define MP_PHY_BMSR_LINK 0x0004 |
513 | 24859b68 | balrog | #define MP_PHY_BMSR_AUTONEG 0x0008 |
514 | 24859b68 | balrog | |
515 | 24859b68 | balrog | #define MP_PHY_88E3015 0x01410E20 |
516 | 24859b68 | balrog | |
517 | 24859b68 | balrog | /* TX descriptor status */
|
518 | 24859b68 | balrog | #define MP_ETH_TX_OWN (1 << 31) |
519 | 24859b68 | balrog | |
520 | 24859b68 | balrog | /* RX descriptor status */
|
521 | 24859b68 | balrog | #define MP_ETH_RX_OWN (1 << 31) |
522 | 24859b68 | balrog | |
523 | 24859b68 | balrog | /* Interrupt cause/mask bits */
|
524 | 24859b68 | balrog | #define MP_ETH_IRQ_RX_BIT 0 |
525 | 24859b68 | balrog | #define MP_ETH_IRQ_RX (1 << MP_ETH_IRQ_RX_BIT) |
526 | 24859b68 | balrog | #define MP_ETH_IRQ_TXHI_BIT 2 |
527 | 24859b68 | balrog | #define MP_ETH_IRQ_TXLO_BIT 3 |
528 | 24859b68 | balrog | |
529 | 24859b68 | balrog | /* Port config bits */
|
530 | 24859b68 | balrog | #define MP_ETH_PCXR_2BSM_BIT 28 /* 2-byte incoming suffix */ |
531 | 24859b68 | balrog | |
532 | 24859b68 | balrog | /* SDMA command bits */
|
533 | 24859b68 | balrog | #define MP_ETH_CMD_TXHI (1 << 23) |
534 | 24859b68 | balrog | #define MP_ETH_CMD_TXLO (1 << 22) |
535 | 24859b68 | balrog | |
536 | 24859b68 | balrog | typedef struct mv88w8618_tx_desc { |
537 | 24859b68 | balrog | uint32_t cmdstat; |
538 | 24859b68 | balrog | uint16_t res; |
539 | 24859b68 | balrog | uint16_t bytes; |
540 | 24859b68 | balrog | uint32_t buffer; |
541 | 24859b68 | balrog | uint32_t next; |
542 | 24859b68 | balrog | } mv88w8618_tx_desc; |
543 | 24859b68 | balrog | |
544 | 24859b68 | balrog | typedef struct mv88w8618_rx_desc { |
545 | 24859b68 | balrog | uint32_t cmdstat; |
546 | 24859b68 | balrog | uint16_t bytes; |
547 | 24859b68 | balrog | uint16_t buffer_size; |
548 | 24859b68 | balrog | uint32_t buffer; |
549 | 24859b68 | balrog | uint32_t next; |
550 | 24859b68 | balrog | } mv88w8618_rx_desc; |
551 | 24859b68 | balrog | |
552 | 24859b68 | balrog | typedef struct mv88w8618_eth_state { |
553 | 24859b68 | balrog | qemu_irq irq; |
554 | 24859b68 | balrog | uint32_t smir; |
555 | 24859b68 | balrog | uint32_t icr; |
556 | 24859b68 | balrog | uint32_t imr; |
557 | 24859b68 | balrog | int vlan_header;
|
558 | 24859b68 | balrog | mv88w8618_tx_desc *tx_queue[2];
|
559 | 24859b68 | balrog | mv88w8618_rx_desc *rx_queue[4];
|
560 | 24859b68 | balrog | mv88w8618_rx_desc *frx_queue[4];
|
561 | 24859b68 | balrog | mv88w8618_rx_desc *cur_rx[4];
|
562 | 24859b68 | balrog | VLANClientState *vc; |
563 | 24859b68 | balrog | } mv88w8618_eth_state; |
564 | 24859b68 | balrog | |
565 | 24859b68 | balrog | static int eth_can_receive(void *opaque) |
566 | 24859b68 | balrog | { |
567 | 24859b68 | balrog | return 1; |
568 | 24859b68 | balrog | } |
569 | 24859b68 | balrog | |
570 | 24859b68 | balrog | static void eth_receive(void *opaque, const uint8_t *buf, int size) |
571 | 24859b68 | balrog | { |
572 | 24859b68 | balrog | mv88w8618_eth_state *s = opaque; |
573 | 24859b68 | balrog | mv88w8618_rx_desc *desc; |
574 | 24859b68 | balrog | int i;
|
575 | 24859b68 | balrog | |
576 | 24859b68 | balrog | for (i = 0; i < 4; i++) { |
577 | 24859b68 | balrog | desc = s->cur_rx[i]; |
578 | 24859b68 | balrog | if (!desc)
|
579 | 24859b68 | balrog | continue;
|
580 | 24859b68 | balrog | do {
|
581 | 24859b68 | balrog | if (le32_to_cpu(desc->cmdstat) & MP_ETH_RX_OWN &&
|
582 | 24859b68 | balrog | le16_to_cpu(desc->buffer_size) >= size) { |
583 | 24859b68 | balrog | memcpy(target2host_addr(le32_to_cpu(desc->buffer) + |
584 | 24859b68 | balrog | s->vlan_header), |
585 | 24859b68 | balrog | buf, size); |
586 | 24859b68 | balrog | desc->bytes = cpu_to_le16(size + s->vlan_header); |
587 | 24859b68 | balrog | desc->cmdstat &= cpu_to_le32(~MP_ETH_RX_OWN); |
588 | 24859b68 | balrog | s->cur_rx[i] = target2host_addr(le32_to_cpu(desc->next)); |
589 | 24859b68 | balrog | |
590 | 24859b68 | balrog | s->icr |= MP_ETH_IRQ_RX; |
591 | 24859b68 | balrog | if (s->icr & s->imr)
|
592 | 24859b68 | balrog | qemu_irq_raise(s->irq); |
593 | 24859b68 | balrog | return;
|
594 | 24859b68 | balrog | } |
595 | 24859b68 | balrog | desc = target2host_addr(le32_to_cpu(desc->next)); |
596 | 24859b68 | balrog | } while (desc != s->rx_queue[i]);
|
597 | 24859b68 | balrog | } |
598 | 24859b68 | balrog | } |
599 | 24859b68 | balrog | |
600 | 24859b68 | balrog | static void eth_send(mv88w8618_eth_state *s, int queue_index) |
601 | 24859b68 | balrog | { |
602 | 24859b68 | balrog | mv88w8618_tx_desc *desc = s->tx_queue[queue_index]; |
603 | 24859b68 | balrog | |
604 | 24859b68 | balrog | do {
|
605 | 24859b68 | balrog | if (le32_to_cpu(desc->cmdstat) & MP_ETH_TX_OWN) {
|
606 | 24859b68 | balrog | qemu_send_packet(s->vc, |
607 | 24859b68 | balrog | target2host_addr(le32_to_cpu(desc->buffer)), |
608 | 24859b68 | balrog | le16_to_cpu(desc->bytes)); |
609 | 24859b68 | balrog | desc->cmdstat &= cpu_to_le32(~MP_ETH_TX_OWN); |
610 | 24859b68 | balrog | s->icr |= 1 << (MP_ETH_IRQ_TXLO_BIT - queue_index);
|
611 | 24859b68 | balrog | } |
612 | 24859b68 | balrog | desc = target2host_addr(le32_to_cpu(desc->next)); |
613 | 24859b68 | balrog | } while (desc != s->tx_queue[queue_index]);
|
614 | 24859b68 | balrog | } |
615 | 24859b68 | balrog | |
616 | 24859b68 | balrog | static uint32_t mv88w8618_eth_read(void *opaque, target_phys_addr_t offset) |
617 | 24859b68 | balrog | { |
618 | 24859b68 | balrog | mv88w8618_eth_state *s = opaque; |
619 | 24859b68 | balrog | |
620 | 24859b68 | balrog | switch (offset) {
|
621 | 24859b68 | balrog | case MP_ETH_SMIR:
|
622 | 24859b68 | balrog | if (s->smir & MP_ETH_SMIR_OPCODE) {
|
623 | 24859b68 | balrog | switch (s->smir & MP_ETH_SMIR_ADDR) {
|
624 | 24859b68 | balrog | case MP_ETH_PHY1_BMSR:
|
625 | 24859b68 | balrog | return MP_PHY_BMSR_LINK | MP_PHY_BMSR_AUTONEG |
|
626 | 24859b68 | balrog | MP_ETH_SMIR_RDVALID; |
627 | 24859b68 | balrog | case MP_ETH_PHY1_PHYSID1:
|
628 | 24859b68 | balrog | return (MP_PHY_88E3015 >> 16) | MP_ETH_SMIR_RDVALID; |
629 | 24859b68 | balrog | case MP_ETH_PHY1_PHYSID2:
|
630 | 24859b68 | balrog | return (MP_PHY_88E3015 & 0xFFFF) | MP_ETH_SMIR_RDVALID; |
631 | 24859b68 | balrog | default:
|
632 | 24859b68 | balrog | return MP_ETH_SMIR_RDVALID;
|
633 | 24859b68 | balrog | } |
634 | 24859b68 | balrog | } |
635 | 24859b68 | balrog | return 0; |
636 | 24859b68 | balrog | |
637 | 24859b68 | balrog | case MP_ETH_ICR:
|
638 | 24859b68 | balrog | return s->icr;
|
639 | 24859b68 | balrog | |
640 | 24859b68 | balrog | case MP_ETH_IMR:
|
641 | 24859b68 | balrog | return s->imr;
|
642 | 24859b68 | balrog | |
643 | 24859b68 | balrog | case MP_ETH_FRDP0 ... MP_ETH_FRDP3:
|
644 | 24859b68 | balrog | return host2target_addr(s->frx_queue[(offset - MP_ETH_FRDP0)/4]); |
645 | 24859b68 | balrog | |
646 | 24859b68 | balrog | case MP_ETH_CRDP0 ... MP_ETH_CRDP3:
|
647 | 24859b68 | balrog | return host2target_addr(s->rx_queue[(offset - MP_ETH_CRDP0)/4]); |
648 | 24859b68 | balrog | |
649 | 24859b68 | balrog | case MP_ETH_CTDP0 ... MP_ETH_CTDP3:
|
650 | 24859b68 | balrog | return host2target_addr(s->tx_queue[(offset - MP_ETH_CTDP0)/4]); |
651 | 24859b68 | balrog | |
652 | 24859b68 | balrog | default:
|
653 | 24859b68 | balrog | return 0; |
654 | 24859b68 | balrog | } |
655 | 24859b68 | balrog | } |
656 | 24859b68 | balrog | |
657 | 24859b68 | balrog | static void mv88w8618_eth_write(void *opaque, target_phys_addr_t offset, |
658 | 24859b68 | balrog | uint32_t value) |
659 | 24859b68 | balrog | { |
660 | 24859b68 | balrog | mv88w8618_eth_state *s = opaque; |
661 | 24859b68 | balrog | |
662 | 24859b68 | balrog | switch (offset) {
|
663 | 24859b68 | balrog | case MP_ETH_SMIR:
|
664 | 24859b68 | balrog | s->smir = value; |
665 | 24859b68 | balrog | break;
|
666 | 24859b68 | balrog | |
667 | 24859b68 | balrog | case MP_ETH_PCXR:
|
668 | 24859b68 | balrog | s->vlan_header = ((value >> MP_ETH_PCXR_2BSM_BIT) & 1) * 2; |
669 | 24859b68 | balrog | break;
|
670 | 24859b68 | balrog | |
671 | 24859b68 | balrog | case MP_ETH_SDCMR:
|
672 | 24859b68 | balrog | if (value & MP_ETH_CMD_TXHI)
|
673 | 24859b68 | balrog | eth_send(s, 1);
|
674 | 24859b68 | balrog | if (value & MP_ETH_CMD_TXLO)
|
675 | 24859b68 | balrog | eth_send(s, 0);
|
676 | 24859b68 | balrog | if (value & (MP_ETH_CMD_TXHI | MP_ETH_CMD_TXLO) && s->icr & s->imr)
|
677 | 24859b68 | balrog | qemu_irq_raise(s->irq); |
678 | 24859b68 | balrog | break;
|
679 | 24859b68 | balrog | |
680 | 24859b68 | balrog | case MP_ETH_ICR:
|
681 | 24859b68 | balrog | s->icr &= value; |
682 | 24859b68 | balrog | break;
|
683 | 24859b68 | balrog | |
684 | 24859b68 | balrog | case MP_ETH_IMR:
|
685 | 24859b68 | balrog | s->imr = value; |
686 | 24859b68 | balrog | if (s->icr & s->imr)
|
687 | 24859b68 | balrog | qemu_irq_raise(s->irq); |
688 | 24859b68 | balrog | break;
|
689 | 24859b68 | balrog | |
690 | 24859b68 | balrog | case MP_ETH_FRDP0 ... MP_ETH_FRDP3:
|
691 | 24859b68 | balrog | s->frx_queue[(offset - MP_ETH_FRDP0)/4] = target2host_addr(value);
|
692 | 24859b68 | balrog | break;
|
693 | 24859b68 | balrog | |
694 | 24859b68 | balrog | case MP_ETH_CRDP0 ... MP_ETH_CRDP3:
|
695 | 24859b68 | balrog | s->rx_queue[(offset - MP_ETH_CRDP0)/4] =
|
696 | 24859b68 | balrog | s->cur_rx[(offset - MP_ETH_CRDP0)/4] = target2host_addr(value);
|
697 | 24859b68 | balrog | break;
|
698 | 24859b68 | balrog | |
699 | 24859b68 | balrog | case MP_ETH_CTDP0 ... MP_ETH_CTDP3:
|
700 | 24859b68 | balrog | s->tx_queue[(offset - MP_ETH_CTDP0)/4] = target2host_addr(value);
|
701 | 24859b68 | balrog | break;
|
702 | 24859b68 | balrog | } |
703 | 24859b68 | balrog | } |
704 | 24859b68 | balrog | |
705 | 24859b68 | balrog | static CPUReadMemoryFunc *mv88w8618_eth_readfn[] = {
|
706 | 24859b68 | balrog | mv88w8618_eth_read, |
707 | 24859b68 | balrog | mv88w8618_eth_read, |
708 | 24859b68 | balrog | mv88w8618_eth_read |
709 | 24859b68 | balrog | }; |
710 | 24859b68 | balrog | |
711 | 24859b68 | balrog | static CPUWriteMemoryFunc *mv88w8618_eth_writefn[] = {
|
712 | 24859b68 | balrog | mv88w8618_eth_write, |
713 | 24859b68 | balrog | mv88w8618_eth_write, |
714 | 24859b68 | balrog | mv88w8618_eth_write |
715 | 24859b68 | balrog | }; |
716 | 24859b68 | balrog | |
717 | 24859b68 | balrog | static void mv88w8618_eth_init(NICInfo *nd, uint32_t base, qemu_irq irq) |
718 | 24859b68 | balrog | { |
719 | 24859b68 | balrog | mv88w8618_eth_state *s; |
720 | 24859b68 | balrog | int iomemtype;
|
721 | 24859b68 | balrog | |
722 | 0ae18cee | aliguori | qemu_check_nic_model(nd, "mv88w8618");
|
723 | 0ae18cee | aliguori | |
724 | 24859b68 | balrog | s = qemu_mallocz(sizeof(mv88w8618_eth_state));
|
725 | 24859b68 | balrog | s->irq = irq; |
726 | 7a9f6e4a | aliguori | s->vc = qemu_new_vlan_client(nd->vlan, nd->model, nd->name, |
727 | bf38c1a0 | aliguori | eth_receive, eth_can_receive, s); |
728 | 24859b68 | balrog | iomemtype = cpu_register_io_memory(0, mv88w8618_eth_readfn,
|
729 | 24859b68 | balrog | mv88w8618_eth_writefn, s); |
730 | 24859b68 | balrog | cpu_register_physical_memory(base, MP_ETH_SIZE, iomemtype); |
731 | 24859b68 | balrog | } |
732 | 24859b68 | balrog | |
733 | 24859b68 | balrog | /* LCD register offsets */
|
734 | 24859b68 | balrog | #define MP_LCD_IRQCTRL 0x180 |
735 | 24859b68 | balrog | #define MP_LCD_IRQSTAT 0x184 |
736 | 24859b68 | balrog | #define MP_LCD_SPICTRL 0x1ac |
737 | 24859b68 | balrog | #define MP_LCD_INST 0x1bc |
738 | 24859b68 | balrog | #define MP_LCD_DATA 0x1c0 |
739 | 24859b68 | balrog | |
740 | 24859b68 | balrog | /* Mode magics */
|
741 | 24859b68 | balrog | #define MP_LCD_SPI_DATA 0x00100011 |
742 | 24859b68 | balrog | #define MP_LCD_SPI_CMD 0x00104011 |
743 | 24859b68 | balrog | #define MP_LCD_SPI_INVALID 0x00000000 |
744 | 24859b68 | balrog | |
745 | 24859b68 | balrog | /* Commmands */
|
746 | 24859b68 | balrog | #define MP_LCD_INST_SETPAGE0 0xB0 |
747 | 24859b68 | balrog | /* ... */
|
748 | 24859b68 | balrog | #define MP_LCD_INST_SETPAGE7 0xB7 |
749 | 24859b68 | balrog | |
750 | 24859b68 | balrog | #define MP_LCD_TEXTCOLOR 0xe0e0ff /* RRGGBB */ |
751 | 24859b68 | balrog | |
752 | 24859b68 | balrog | typedef struct musicpal_lcd_state { |
753 | 24859b68 | balrog | uint32_t mode; |
754 | 24859b68 | balrog | uint32_t irqctrl; |
755 | 24859b68 | balrog | int page;
|
756 | 24859b68 | balrog | int page_off;
|
757 | 24859b68 | balrog | DisplayState *ds; |
758 | 24859b68 | balrog | uint8_t video_ram[128*64/8]; |
759 | 24859b68 | balrog | } musicpal_lcd_state; |
760 | 24859b68 | balrog | |
761 | 24859b68 | balrog | static uint32_t lcd_brightness;
|
762 | 24859b68 | balrog | |
763 | 24859b68 | balrog | static uint8_t scale_lcd_color(uint8_t col)
|
764 | 24859b68 | balrog | { |
765 | 24859b68 | balrog | int tmp = col;
|
766 | 24859b68 | balrog | |
767 | 24859b68 | balrog | switch (lcd_brightness) {
|
768 | 24859b68 | balrog | case 0x00000007: /* 0 */ |
769 | 24859b68 | balrog | return 0; |
770 | 24859b68 | balrog | |
771 | 24859b68 | balrog | case 0x00020000: /* 1 */ |
772 | 24859b68 | balrog | return (tmp * 1) / 7; |
773 | 24859b68 | balrog | |
774 | 24859b68 | balrog | case 0x00020001: /* 2 */ |
775 | 24859b68 | balrog | return (tmp * 2) / 7; |
776 | 24859b68 | balrog | |
777 | 24859b68 | balrog | case 0x00040000: /* 3 */ |
778 | 24859b68 | balrog | return (tmp * 3) / 7; |
779 | 24859b68 | balrog | |
780 | 24859b68 | balrog | case 0x00010006: /* 4 */ |
781 | 24859b68 | balrog | return (tmp * 4) / 7; |
782 | 24859b68 | balrog | |
783 | 24859b68 | balrog | case 0x00020005: /* 5 */ |
784 | 24859b68 | balrog | return (tmp * 5) / 7; |
785 | 24859b68 | balrog | |
786 | 24859b68 | balrog | case 0x00040003: /* 6 */ |
787 | 24859b68 | balrog | return (tmp * 6) / 7; |
788 | 24859b68 | balrog | |
789 | 24859b68 | balrog | case 0x00030004: /* 7 */ |
790 | 24859b68 | balrog | default:
|
791 | 24859b68 | balrog | return col;
|
792 | 24859b68 | balrog | } |
793 | 24859b68 | balrog | } |
794 | 24859b68 | balrog | |
795 | 0266f2c7 | balrog | #define SET_LCD_PIXEL(depth, type) \
|
796 | 0266f2c7 | balrog | static inline void glue(set_lcd_pixel, depth) \ |
797 | 0266f2c7 | balrog | (musicpal_lcd_state *s, int x, int y, type col) \ |
798 | 0266f2c7 | balrog | { \ |
799 | 0266f2c7 | balrog | int dx, dy; \
|
800 | 0e1f5a0c | aliguori | type *pixel = &((type *) ds_get_data(s->ds))[(y * 128 * 3 + x) * 3]; \ |
801 | 0266f2c7 | balrog | \ |
802 | 0266f2c7 | balrog | for (dy = 0; dy < 3; dy++, pixel += 127 * 3) \ |
803 | 0266f2c7 | balrog | for (dx = 0; dx < 3; dx++, pixel++) \ |
804 | 0266f2c7 | balrog | *pixel = col; \ |
805 | 24859b68 | balrog | } |
806 | 0266f2c7 | balrog | SET_LCD_PIXEL(8, uint8_t)
|
807 | 0266f2c7 | balrog | SET_LCD_PIXEL(16, uint16_t)
|
808 | 0266f2c7 | balrog | SET_LCD_PIXEL(32, uint32_t)
|
809 | 0266f2c7 | balrog | |
810 | 0266f2c7 | balrog | #include "pixel_ops.h" |
811 | 24859b68 | balrog | |
812 | 24859b68 | balrog | static void lcd_refresh(void *opaque) |
813 | 24859b68 | balrog | { |
814 | 24859b68 | balrog | musicpal_lcd_state *s = opaque; |
815 | 0266f2c7 | balrog | int x, y, col;
|
816 | 24859b68 | balrog | |
817 | 0e1f5a0c | aliguori | switch (ds_get_bits_per_pixel(s->ds)) {
|
818 | 0266f2c7 | balrog | case 0: |
819 | 0266f2c7 | balrog | return;
|
820 | 0266f2c7 | balrog | #define LCD_REFRESH(depth, func) \
|
821 | 0266f2c7 | balrog | case depth: \
|
822 | 0266f2c7 | balrog | col = func(scale_lcd_color((MP_LCD_TEXTCOLOR >> 16) & 0xff), \ |
823 | 0266f2c7 | balrog | scale_lcd_color((MP_LCD_TEXTCOLOR >> 8) & 0xff), \ |
824 | 0266f2c7 | balrog | scale_lcd_color(MP_LCD_TEXTCOLOR & 0xff)); \
|
825 | 0266f2c7 | balrog | for (x = 0; x < 128; x++) \ |
826 | 0266f2c7 | balrog | for (y = 0; y < 64; y++) \ |
827 | 0266f2c7 | balrog | if (s->video_ram[x + (y/8)*128] & (1 << (y % 8))) \ |
828 | 0266f2c7 | balrog | glue(set_lcd_pixel, depth)(s, x, y, col); \ |
829 | 0266f2c7 | balrog | else \
|
830 | 0266f2c7 | balrog | glue(set_lcd_pixel, depth)(s, x, y, 0); \
|
831 | 0266f2c7 | balrog | break;
|
832 | 0266f2c7 | balrog | LCD_REFRESH(8, rgb_to_pixel8)
|
833 | 0266f2c7 | balrog | LCD_REFRESH(16, rgb_to_pixel16)
|
834 | 7b5d76da | aliguori | LCD_REFRESH(32, (is_surface_bgr(s->ds) ? rgb_to_pixel32bgr : rgb_to_pixel32))
|
835 | 0266f2c7 | balrog | default:
|
836 | 0266f2c7 | balrog | cpu_abort(cpu_single_env, "unsupported colour depth %i\n",
|
837 | 0e1f5a0c | aliguori | ds_get_bits_per_pixel(s->ds)); |
838 | 0266f2c7 | balrog | } |
839 | 24859b68 | balrog | |
840 | 24859b68 | balrog | dpy_update(s->ds, 0, 0, 128*3, 64*3); |
841 | 24859b68 | balrog | } |
842 | 24859b68 | balrog | |
843 | 167bc3d2 | balrog | static void lcd_invalidate(void *opaque) |
844 | 167bc3d2 | balrog | { |
845 | 167bc3d2 | balrog | } |
846 | 167bc3d2 | balrog | |
847 | 24859b68 | balrog | static uint32_t musicpal_lcd_read(void *opaque, target_phys_addr_t offset) |
848 | 24859b68 | balrog | { |
849 | 24859b68 | balrog | musicpal_lcd_state *s = opaque; |
850 | 24859b68 | balrog | |
851 | 24859b68 | balrog | switch (offset) {
|
852 | 24859b68 | balrog | case MP_LCD_IRQCTRL:
|
853 | 24859b68 | balrog | return s->irqctrl;
|
854 | 24859b68 | balrog | |
855 | 24859b68 | balrog | default:
|
856 | 24859b68 | balrog | return 0; |
857 | 24859b68 | balrog | } |
858 | 24859b68 | balrog | } |
859 | 24859b68 | balrog | |
860 | 24859b68 | balrog | static void musicpal_lcd_write(void *opaque, target_phys_addr_t offset, |
861 | 24859b68 | balrog | uint32_t value) |
862 | 24859b68 | balrog | { |
863 | 24859b68 | balrog | musicpal_lcd_state *s = opaque; |
864 | 24859b68 | balrog | |
865 | 24859b68 | balrog | switch (offset) {
|
866 | 24859b68 | balrog | case MP_LCD_IRQCTRL:
|
867 | 24859b68 | balrog | s->irqctrl = value; |
868 | 24859b68 | balrog | break;
|
869 | 24859b68 | balrog | |
870 | 24859b68 | balrog | case MP_LCD_SPICTRL:
|
871 | 24859b68 | balrog | if (value == MP_LCD_SPI_DATA || value == MP_LCD_SPI_CMD)
|
872 | 24859b68 | balrog | s->mode = value; |
873 | 24859b68 | balrog | else
|
874 | 24859b68 | balrog | s->mode = MP_LCD_SPI_INVALID; |
875 | 24859b68 | balrog | break;
|
876 | 24859b68 | balrog | |
877 | 24859b68 | balrog | case MP_LCD_INST:
|
878 | 24859b68 | balrog | if (value >= MP_LCD_INST_SETPAGE0 && value <= MP_LCD_INST_SETPAGE7) {
|
879 | 24859b68 | balrog | s->page = value - MP_LCD_INST_SETPAGE0; |
880 | 24859b68 | balrog | s->page_off = 0;
|
881 | 24859b68 | balrog | } |
882 | 24859b68 | balrog | break;
|
883 | 24859b68 | balrog | |
884 | 24859b68 | balrog | case MP_LCD_DATA:
|
885 | 24859b68 | balrog | if (s->mode == MP_LCD_SPI_CMD) {
|
886 | 24859b68 | balrog | if (value >= MP_LCD_INST_SETPAGE0 &&
|
887 | 24859b68 | balrog | value <= MP_LCD_INST_SETPAGE7) { |
888 | 24859b68 | balrog | s->page = value - MP_LCD_INST_SETPAGE0; |
889 | 24859b68 | balrog | s->page_off = 0;
|
890 | 24859b68 | balrog | } |
891 | 24859b68 | balrog | } else if (s->mode == MP_LCD_SPI_DATA) { |
892 | 24859b68 | balrog | s->video_ram[s->page*128 + s->page_off] = value;
|
893 | 24859b68 | balrog | s->page_off = (s->page_off + 1) & 127; |
894 | 24859b68 | balrog | } |
895 | 24859b68 | balrog | break;
|
896 | 24859b68 | balrog | } |
897 | 24859b68 | balrog | } |
898 | 24859b68 | balrog | |
899 | 24859b68 | balrog | static CPUReadMemoryFunc *musicpal_lcd_readfn[] = {
|
900 | 24859b68 | balrog | musicpal_lcd_read, |
901 | 24859b68 | balrog | musicpal_lcd_read, |
902 | 24859b68 | balrog | musicpal_lcd_read |
903 | 24859b68 | balrog | }; |
904 | 24859b68 | balrog | |
905 | 24859b68 | balrog | static CPUWriteMemoryFunc *musicpal_lcd_writefn[] = {
|
906 | 24859b68 | balrog | musicpal_lcd_write, |
907 | 24859b68 | balrog | musicpal_lcd_write, |
908 | 24859b68 | balrog | musicpal_lcd_write |
909 | 24859b68 | balrog | }; |
910 | 24859b68 | balrog | |
911 | 718ec0be | malc | static void musicpal_lcd_init(void) |
912 | 24859b68 | balrog | { |
913 | 24859b68 | balrog | musicpal_lcd_state *s; |
914 | 24859b68 | balrog | int iomemtype;
|
915 | 24859b68 | balrog | |
916 | 24859b68 | balrog | s = qemu_mallocz(sizeof(musicpal_lcd_state));
|
917 | 24859b68 | balrog | iomemtype = cpu_register_io_memory(0, musicpal_lcd_readfn,
|
918 | 24859b68 | balrog | musicpal_lcd_writefn, s); |
919 | 718ec0be | malc | cpu_register_physical_memory(MP_LCD_BASE, MP_LCD_SIZE, iomemtype); |
920 | 24859b68 | balrog | |
921 | 3023f332 | aliguori | s->ds = graphic_console_init(lcd_refresh, lcd_invalidate, |
922 | 3023f332 | aliguori | NULL, NULL, s); |
923 | 3023f332 | aliguori | qemu_console_resize(s->ds, 128*3, 64*3); |
924 | 24859b68 | balrog | } |
925 | 24859b68 | balrog | |
926 | 24859b68 | balrog | /* PIC register offsets */
|
927 | 24859b68 | balrog | #define MP_PIC_STATUS 0x00 |
928 | 24859b68 | balrog | #define MP_PIC_ENABLE_SET 0x08 |
929 | 24859b68 | balrog | #define MP_PIC_ENABLE_CLR 0x0C |
930 | 24859b68 | balrog | |
931 | 24859b68 | balrog | typedef struct mv88w8618_pic_state |
932 | 24859b68 | balrog | { |
933 | 24859b68 | balrog | uint32_t level; |
934 | 24859b68 | balrog | uint32_t enabled; |
935 | 24859b68 | balrog | qemu_irq parent_irq; |
936 | 24859b68 | balrog | } mv88w8618_pic_state; |
937 | 24859b68 | balrog | |
938 | 24859b68 | balrog | static void mv88w8618_pic_update(mv88w8618_pic_state *s) |
939 | 24859b68 | balrog | { |
940 | 24859b68 | balrog | qemu_set_irq(s->parent_irq, (s->level & s->enabled)); |
941 | 24859b68 | balrog | } |
942 | 24859b68 | balrog | |
943 | 24859b68 | balrog | static void mv88w8618_pic_set_irq(void *opaque, int irq, int level) |
944 | 24859b68 | balrog | { |
945 | 24859b68 | balrog | mv88w8618_pic_state *s = opaque; |
946 | 24859b68 | balrog | |
947 | 24859b68 | balrog | if (level)
|
948 | 24859b68 | balrog | s->level |= 1 << irq;
|
949 | 24859b68 | balrog | else
|
950 | 24859b68 | balrog | s->level &= ~(1 << irq);
|
951 | 24859b68 | balrog | mv88w8618_pic_update(s); |
952 | 24859b68 | balrog | } |
953 | 24859b68 | balrog | |
954 | 24859b68 | balrog | static uint32_t mv88w8618_pic_read(void *opaque, target_phys_addr_t offset) |
955 | 24859b68 | balrog | { |
956 | 24859b68 | balrog | mv88w8618_pic_state *s = opaque; |
957 | 24859b68 | balrog | |
958 | 24859b68 | balrog | switch (offset) {
|
959 | 24859b68 | balrog | case MP_PIC_STATUS:
|
960 | 24859b68 | balrog | return s->level & s->enabled;
|
961 | 24859b68 | balrog | |
962 | 24859b68 | balrog | default:
|
963 | 24859b68 | balrog | return 0; |
964 | 24859b68 | balrog | } |
965 | 24859b68 | balrog | } |
966 | 24859b68 | balrog | |
967 | 24859b68 | balrog | static void mv88w8618_pic_write(void *opaque, target_phys_addr_t offset, |
968 | 24859b68 | balrog | uint32_t value) |
969 | 24859b68 | balrog | { |
970 | 24859b68 | balrog | mv88w8618_pic_state *s = opaque; |
971 | 24859b68 | balrog | |
972 | 24859b68 | balrog | switch (offset) {
|
973 | 24859b68 | balrog | case MP_PIC_ENABLE_SET:
|
974 | 24859b68 | balrog | s->enabled |= value; |
975 | 24859b68 | balrog | break;
|
976 | 24859b68 | balrog | |
977 | 24859b68 | balrog | case MP_PIC_ENABLE_CLR:
|
978 | 24859b68 | balrog | s->enabled &= ~value; |
979 | 24859b68 | balrog | s->level &= ~value; |
980 | 24859b68 | balrog | break;
|
981 | 24859b68 | balrog | } |
982 | 24859b68 | balrog | mv88w8618_pic_update(s); |
983 | 24859b68 | balrog | } |
984 | 24859b68 | balrog | |
985 | 24859b68 | balrog | static void mv88w8618_pic_reset(void *opaque) |
986 | 24859b68 | balrog | { |
987 | 24859b68 | balrog | mv88w8618_pic_state *s = opaque; |
988 | 24859b68 | balrog | |
989 | 24859b68 | balrog | s->level = 0;
|
990 | 24859b68 | balrog | s->enabled = 0;
|
991 | 24859b68 | balrog | } |
992 | 24859b68 | balrog | |
993 | 24859b68 | balrog | static CPUReadMemoryFunc *mv88w8618_pic_readfn[] = {
|
994 | 24859b68 | balrog | mv88w8618_pic_read, |
995 | 24859b68 | balrog | mv88w8618_pic_read, |
996 | 24859b68 | balrog | mv88w8618_pic_read |
997 | 24859b68 | balrog | }; |
998 | 24859b68 | balrog | |
999 | 24859b68 | balrog | static CPUWriteMemoryFunc *mv88w8618_pic_writefn[] = {
|
1000 | 24859b68 | balrog | mv88w8618_pic_write, |
1001 | 24859b68 | balrog | mv88w8618_pic_write, |
1002 | 24859b68 | balrog | mv88w8618_pic_write |
1003 | 24859b68 | balrog | }; |
1004 | 24859b68 | balrog | |
1005 | 24859b68 | balrog | static qemu_irq *mv88w8618_pic_init(uint32_t base, qemu_irq parent_irq)
|
1006 | 24859b68 | balrog | { |
1007 | 24859b68 | balrog | mv88w8618_pic_state *s; |
1008 | 24859b68 | balrog | int iomemtype;
|
1009 | 24859b68 | balrog | qemu_irq *qi; |
1010 | 24859b68 | balrog | |
1011 | 24859b68 | balrog | s = qemu_mallocz(sizeof(mv88w8618_pic_state));
|
1012 | 24859b68 | balrog | qi = qemu_allocate_irqs(mv88w8618_pic_set_irq, s, 32);
|
1013 | 24859b68 | balrog | s->parent_irq = parent_irq; |
1014 | 24859b68 | balrog | iomemtype = cpu_register_io_memory(0, mv88w8618_pic_readfn,
|
1015 | 24859b68 | balrog | mv88w8618_pic_writefn, s); |
1016 | 24859b68 | balrog | cpu_register_physical_memory(base, MP_PIC_SIZE, iomemtype); |
1017 | 24859b68 | balrog | |
1018 | 24859b68 | balrog | qemu_register_reset(mv88w8618_pic_reset, s); |
1019 | 24859b68 | balrog | |
1020 | 24859b68 | balrog | return qi;
|
1021 | 24859b68 | balrog | } |
1022 | 24859b68 | balrog | |
1023 | 24859b68 | balrog | /* PIT register offsets */
|
1024 | 24859b68 | balrog | #define MP_PIT_TIMER1_LENGTH 0x00 |
1025 | 24859b68 | balrog | /* ... */
|
1026 | 24859b68 | balrog | #define MP_PIT_TIMER4_LENGTH 0x0C |
1027 | 24859b68 | balrog | #define MP_PIT_CONTROL 0x10 |
1028 | 24859b68 | balrog | #define MP_PIT_TIMER1_VALUE 0x14 |
1029 | 24859b68 | balrog | /* ... */
|
1030 | 24859b68 | balrog | #define MP_PIT_TIMER4_VALUE 0x20 |
1031 | 24859b68 | balrog | #define MP_BOARD_RESET 0x34 |
1032 | 24859b68 | balrog | |
1033 | 24859b68 | balrog | /* Magic board reset value (probably some watchdog behind it) */
|
1034 | 24859b68 | balrog | #define MP_BOARD_RESET_MAGIC 0x10000 |
1035 | 24859b68 | balrog | |
1036 | 24859b68 | balrog | typedef struct mv88w8618_timer_state { |
1037 | 24859b68 | balrog | ptimer_state *timer; |
1038 | 24859b68 | balrog | uint32_t limit; |
1039 | 24859b68 | balrog | int freq;
|
1040 | 24859b68 | balrog | qemu_irq irq; |
1041 | 24859b68 | balrog | } mv88w8618_timer_state; |
1042 | 24859b68 | balrog | |
1043 | 24859b68 | balrog | typedef struct mv88w8618_pit_state { |
1044 | 24859b68 | balrog | void *timer[4]; |
1045 | 24859b68 | balrog | uint32_t control; |
1046 | 24859b68 | balrog | } mv88w8618_pit_state; |
1047 | 24859b68 | balrog | |
1048 | 24859b68 | balrog | static void mv88w8618_timer_tick(void *opaque) |
1049 | 24859b68 | balrog | { |
1050 | 24859b68 | balrog | mv88w8618_timer_state *s = opaque; |
1051 | 24859b68 | balrog | |
1052 | 24859b68 | balrog | qemu_irq_raise(s->irq); |
1053 | 24859b68 | balrog | } |
1054 | 24859b68 | balrog | |
1055 | 24859b68 | balrog | static void *mv88w8618_timer_init(uint32_t freq, qemu_irq irq) |
1056 | 24859b68 | balrog | { |
1057 | 24859b68 | balrog | mv88w8618_timer_state *s; |
1058 | 24859b68 | balrog | QEMUBH *bh; |
1059 | 24859b68 | balrog | |
1060 | 24859b68 | balrog | s = qemu_mallocz(sizeof(mv88w8618_timer_state));
|
1061 | 24859b68 | balrog | s->irq = irq; |
1062 | 24859b68 | balrog | s->freq = freq; |
1063 | 24859b68 | balrog | |
1064 | 24859b68 | balrog | bh = qemu_bh_new(mv88w8618_timer_tick, s); |
1065 | 24859b68 | balrog | s->timer = ptimer_init(bh); |
1066 | 24859b68 | balrog | |
1067 | 24859b68 | balrog | return s;
|
1068 | 24859b68 | balrog | } |
1069 | 24859b68 | balrog | |
1070 | 24859b68 | balrog | static uint32_t mv88w8618_pit_read(void *opaque, target_phys_addr_t offset) |
1071 | 24859b68 | balrog | { |
1072 | 24859b68 | balrog | mv88w8618_pit_state *s = opaque; |
1073 | 24859b68 | balrog | mv88w8618_timer_state *t; |
1074 | 24859b68 | balrog | |
1075 | 24859b68 | balrog | switch (offset) {
|
1076 | 24859b68 | balrog | case MP_PIT_TIMER1_VALUE ... MP_PIT_TIMER4_VALUE:
|
1077 | 24859b68 | balrog | t = s->timer[(offset-MP_PIT_TIMER1_VALUE) >> 2];
|
1078 | 24859b68 | balrog | return ptimer_get_count(t->timer);
|
1079 | 24859b68 | balrog | |
1080 | 24859b68 | balrog | default:
|
1081 | 24859b68 | balrog | return 0; |
1082 | 24859b68 | balrog | } |
1083 | 24859b68 | balrog | } |
1084 | 24859b68 | balrog | |
1085 | 24859b68 | balrog | static void mv88w8618_pit_write(void *opaque, target_phys_addr_t offset, |
1086 | 24859b68 | balrog | uint32_t value) |
1087 | 24859b68 | balrog | { |
1088 | 24859b68 | balrog | mv88w8618_pit_state *s = opaque; |
1089 | 24859b68 | balrog | mv88w8618_timer_state *t; |
1090 | 24859b68 | balrog | int i;
|
1091 | 24859b68 | balrog | |
1092 | 24859b68 | balrog | switch (offset) {
|
1093 | 24859b68 | balrog | case MP_PIT_TIMER1_LENGTH ... MP_PIT_TIMER4_LENGTH:
|
1094 | 24859b68 | balrog | t = s->timer[offset >> 2];
|
1095 | 24859b68 | balrog | t->limit = value; |
1096 | 24859b68 | balrog | ptimer_set_limit(t->timer, t->limit, 1);
|
1097 | 24859b68 | balrog | break;
|
1098 | 24859b68 | balrog | |
1099 | 24859b68 | balrog | case MP_PIT_CONTROL:
|
1100 | 24859b68 | balrog | for (i = 0; i < 4; i++) { |
1101 | 24859b68 | balrog | if (value & 0xf) { |
1102 | 24859b68 | balrog | t = s->timer[i]; |
1103 | 24859b68 | balrog | ptimer_set_limit(t->timer, t->limit, 0);
|
1104 | 24859b68 | balrog | ptimer_set_freq(t->timer, t->freq); |
1105 | 24859b68 | balrog | ptimer_run(t->timer, 0);
|
1106 | 24859b68 | balrog | } |
1107 | 24859b68 | balrog | value >>= 4;
|
1108 | 24859b68 | balrog | } |
1109 | 24859b68 | balrog | break;
|
1110 | 24859b68 | balrog | |
1111 | 24859b68 | balrog | case MP_BOARD_RESET:
|
1112 | 24859b68 | balrog | if (value == MP_BOARD_RESET_MAGIC)
|
1113 | 24859b68 | balrog | qemu_system_reset_request(); |
1114 | 24859b68 | balrog | break;
|
1115 | 24859b68 | balrog | } |
1116 | 24859b68 | balrog | } |
1117 | 24859b68 | balrog | |
1118 | 24859b68 | balrog | static CPUReadMemoryFunc *mv88w8618_pit_readfn[] = {
|
1119 | 24859b68 | balrog | mv88w8618_pit_read, |
1120 | 24859b68 | balrog | mv88w8618_pit_read, |
1121 | 24859b68 | balrog | mv88w8618_pit_read |
1122 | 24859b68 | balrog | }; |
1123 | 24859b68 | balrog | |
1124 | 24859b68 | balrog | static CPUWriteMemoryFunc *mv88w8618_pit_writefn[] = {
|
1125 | 24859b68 | balrog | mv88w8618_pit_write, |
1126 | 24859b68 | balrog | mv88w8618_pit_write, |
1127 | 24859b68 | balrog | mv88w8618_pit_write |
1128 | 24859b68 | balrog | }; |
1129 | 24859b68 | balrog | |
1130 | 24859b68 | balrog | static void mv88w8618_pit_init(uint32_t base, qemu_irq *pic, int irq) |
1131 | 24859b68 | balrog | { |
1132 | 24859b68 | balrog | int iomemtype;
|
1133 | 24859b68 | balrog | mv88w8618_pit_state *s; |
1134 | 24859b68 | balrog | |
1135 | 24859b68 | balrog | s = qemu_mallocz(sizeof(mv88w8618_pit_state));
|
1136 | 24859b68 | balrog | |
1137 | 24859b68 | balrog | /* Letting them all run at 1 MHz is likely just a pragmatic
|
1138 | 24859b68 | balrog | * simplification. */
|
1139 | 24859b68 | balrog | s->timer[0] = mv88w8618_timer_init(1000000, pic[irq]); |
1140 | 24859b68 | balrog | s->timer[1] = mv88w8618_timer_init(1000000, pic[irq + 1]); |
1141 | 24859b68 | balrog | s->timer[2] = mv88w8618_timer_init(1000000, pic[irq + 2]); |
1142 | 24859b68 | balrog | s->timer[3] = mv88w8618_timer_init(1000000, pic[irq + 3]); |
1143 | 24859b68 | balrog | |
1144 | 24859b68 | balrog | iomemtype = cpu_register_io_memory(0, mv88w8618_pit_readfn,
|
1145 | 24859b68 | balrog | mv88w8618_pit_writefn, s); |
1146 | 24859b68 | balrog | cpu_register_physical_memory(base, MP_PIT_SIZE, iomemtype); |
1147 | 24859b68 | balrog | } |
1148 | 24859b68 | balrog | |
1149 | 24859b68 | balrog | /* Flash config register offsets */
|
1150 | 24859b68 | balrog | #define MP_FLASHCFG_CFGR0 0x04 |
1151 | 24859b68 | balrog | |
1152 | 24859b68 | balrog | typedef struct mv88w8618_flashcfg_state { |
1153 | 24859b68 | balrog | uint32_t cfgr0; |
1154 | 24859b68 | balrog | } mv88w8618_flashcfg_state; |
1155 | 24859b68 | balrog | |
1156 | 24859b68 | balrog | static uint32_t mv88w8618_flashcfg_read(void *opaque, |
1157 | 24859b68 | balrog | target_phys_addr_t offset) |
1158 | 24859b68 | balrog | { |
1159 | 24859b68 | balrog | mv88w8618_flashcfg_state *s = opaque; |
1160 | 24859b68 | balrog | |
1161 | 24859b68 | balrog | switch (offset) {
|
1162 | 24859b68 | balrog | case MP_FLASHCFG_CFGR0:
|
1163 | 24859b68 | balrog | return s->cfgr0;
|
1164 | 24859b68 | balrog | |
1165 | 24859b68 | balrog | default:
|
1166 | 24859b68 | balrog | return 0; |
1167 | 24859b68 | balrog | } |
1168 | 24859b68 | balrog | } |
1169 | 24859b68 | balrog | |
1170 | 24859b68 | balrog | static void mv88w8618_flashcfg_write(void *opaque, target_phys_addr_t offset, |
1171 | 24859b68 | balrog | uint32_t value) |
1172 | 24859b68 | balrog | { |
1173 | 24859b68 | balrog | mv88w8618_flashcfg_state *s = opaque; |
1174 | 24859b68 | balrog | |
1175 | 24859b68 | balrog | switch (offset) {
|
1176 | 24859b68 | balrog | case MP_FLASHCFG_CFGR0:
|
1177 | 24859b68 | balrog | s->cfgr0 = value; |
1178 | 24859b68 | balrog | break;
|
1179 | 24859b68 | balrog | } |
1180 | 24859b68 | balrog | } |
1181 | 24859b68 | balrog | |
1182 | 24859b68 | balrog | static CPUReadMemoryFunc *mv88w8618_flashcfg_readfn[] = {
|
1183 | 24859b68 | balrog | mv88w8618_flashcfg_read, |
1184 | 24859b68 | balrog | mv88w8618_flashcfg_read, |
1185 | 24859b68 | balrog | mv88w8618_flashcfg_read |
1186 | 24859b68 | balrog | }; |
1187 | 24859b68 | balrog | |
1188 | 24859b68 | balrog | static CPUWriteMemoryFunc *mv88w8618_flashcfg_writefn[] = {
|
1189 | 24859b68 | balrog | mv88w8618_flashcfg_write, |
1190 | 24859b68 | balrog | mv88w8618_flashcfg_write, |
1191 | 24859b68 | balrog | mv88w8618_flashcfg_write |
1192 | 24859b68 | balrog | }; |
1193 | 24859b68 | balrog | |
1194 | 24859b68 | balrog | static void mv88w8618_flashcfg_init(uint32_t base) |
1195 | 24859b68 | balrog | { |
1196 | 24859b68 | balrog | int iomemtype;
|
1197 | 24859b68 | balrog | mv88w8618_flashcfg_state *s; |
1198 | 24859b68 | balrog | |
1199 | 24859b68 | balrog | s = qemu_mallocz(sizeof(mv88w8618_flashcfg_state));
|
1200 | 24859b68 | balrog | |
1201 | 24859b68 | balrog | s->cfgr0 = 0xfffe4285; /* Default as set by U-Boot for 8 MB flash */ |
1202 | 24859b68 | balrog | iomemtype = cpu_register_io_memory(0, mv88w8618_flashcfg_readfn,
|
1203 | 24859b68 | balrog | mv88w8618_flashcfg_writefn, s); |
1204 | 24859b68 | balrog | cpu_register_physical_memory(base, MP_FLASHCFG_SIZE, iomemtype); |
1205 | 24859b68 | balrog | } |
1206 | 24859b68 | balrog | |
1207 | 718ec0be | malc | /* Misc register offsets */
|
1208 | 718ec0be | malc | #define MP_MISC_BOARD_REVISION 0x18 |
1209 | 718ec0be | malc | |
1210 | 718ec0be | malc | #define MP_BOARD_REVISION 0x31 |
1211 | 718ec0be | malc | |
1212 | 718ec0be | malc | static uint32_t musicpal_misc_read(void *opaque, target_phys_addr_t offset) |
1213 | 718ec0be | malc | { |
1214 | 718ec0be | malc | switch (offset) {
|
1215 | 718ec0be | malc | case MP_MISC_BOARD_REVISION:
|
1216 | 718ec0be | malc | return MP_BOARD_REVISION;
|
1217 | 718ec0be | malc | |
1218 | 718ec0be | malc | default:
|
1219 | 718ec0be | malc | return 0; |
1220 | 718ec0be | malc | } |
1221 | 718ec0be | malc | } |
1222 | 718ec0be | malc | |
1223 | 718ec0be | malc | static void musicpal_misc_write(void *opaque, target_phys_addr_t offset, |
1224 | 718ec0be | malc | uint32_t value) |
1225 | 718ec0be | malc | { |
1226 | 718ec0be | malc | } |
1227 | 718ec0be | malc | |
1228 | 718ec0be | malc | static CPUReadMemoryFunc *musicpal_misc_readfn[] = {
|
1229 | 718ec0be | malc | musicpal_misc_read, |
1230 | 718ec0be | malc | musicpal_misc_read, |
1231 | 718ec0be | malc | musicpal_misc_read, |
1232 | 718ec0be | malc | }; |
1233 | 718ec0be | malc | |
1234 | 718ec0be | malc | static CPUWriteMemoryFunc *musicpal_misc_writefn[] = {
|
1235 | 718ec0be | malc | musicpal_misc_write, |
1236 | 718ec0be | malc | musicpal_misc_write, |
1237 | 718ec0be | malc | musicpal_misc_write, |
1238 | 718ec0be | malc | }; |
1239 | 718ec0be | malc | |
1240 | 718ec0be | malc | static void musicpal_misc_init(void) |
1241 | 718ec0be | malc | { |
1242 | 718ec0be | malc | int iomemtype;
|
1243 | 718ec0be | malc | |
1244 | 718ec0be | malc | iomemtype = cpu_register_io_memory(0, musicpal_misc_readfn,
|
1245 | 718ec0be | malc | musicpal_misc_writefn, NULL);
|
1246 | 718ec0be | malc | cpu_register_physical_memory(MP_MISC_BASE, MP_MISC_SIZE, iomemtype); |
1247 | 718ec0be | malc | } |
1248 | 718ec0be | malc | |
1249 | 718ec0be | malc | /* WLAN register offsets */
|
1250 | 718ec0be | malc | #define MP_WLAN_MAGIC1 0x11c |
1251 | 718ec0be | malc | #define MP_WLAN_MAGIC2 0x124 |
1252 | 718ec0be | malc | |
1253 | 718ec0be | malc | static uint32_t mv88w8618_wlan_read(void *opaque, target_phys_addr_t offset) |
1254 | 718ec0be | malc | { |
1255 | 718ec0be | malc | switch (offset) {
|
1256 | 718ec0be | malc | /* Workaround to allow loading the binary-only wlandrv.ko crap
|
1257 | 718ec0be | malc | * from the original Freecom firmware. */
|
1258 | 718ec0be | malc | case MP_WLAN_MAGIC1:
|
1259 | 718ec0be | malc | return ~3; |
1260 | 718ec0be | malc | case MP_WLAN_MAGIC2:
|
1261 | 718ec0be | malc | return -1; |
1262 | 718ec0be | malc | |
1263 | 718ec0be | malc | default:
|
1264 | 718ec0be | malc | return 0; |
1265 | 718ec0be | malc | } |
1266 | 718ec0be | malc | } |
1267 | 718ec0be | malc | |
1268 | 718ec0be | malc | static void mv88w8618_wlan_write(void *opaque, target_phys_addr_t offset, |
1269 | 718ec0be | malc | uint32_t value) |
1270 | 718ec0be | malc | { |
1271 | 718ec0be | malc | } |
1272 | 718ec0be | malc | |
1273 | 718ec0be | malc | static CPUReadMemoryFunc *mv88w8618_wlan_readfn[] = {
|
1274 | 718ec0be | malc | mv88w8618_wlan_read, |
1275 | 718ec0be | malc | mv88w8618_wlan_read, |
1276 | 718ec0be | malc | mv88w8618_wlan_read, |
1277 | 718ec0be | malc | }; |
1278 | 718ec0be | malc | |
1279 | 718ec0be | malc | static CPUWriteMemoryFunc *mv88w8618_wlan_writefn[] = {
|
1280 | 718ec0be | malc | mv88w8618_wlan_write, |
1281 | 718ec0be | malc | mv88w8618_wlan_write, |
1282 | 718ec0be | malc | mv88w8618_wlan_write, |
1283 | 718ec0be | malc | }; |
1284 | 718ec0be | malc | |
1285 | 718ec0be | malc | static void mv88w8618_wlan_init(uint32_t base) |
1286 | 718ec0be | malc | { |
1287 | 718ec0be | malc | int iomemtype;
|
1288 | 24859b68 | balrog | |
1289 | 718ec0be | malc | iomemtype = cpu_register_io_memory(0, mv88w8618_wlan_readfn,
|
1290 | 718ec0be | malc | mv88w8618_wlan_writefn, NULL);
|
1291 | 718ec0be | malc | cpu_register_physical_memory(base, MP_WLAN_SIZE, iomemtype); |
1292 | 718ec0be | malc | } |
1293 | 24859b68 | balrog | |
1294 | 718ec0be | malc | /* GPIO register offsets */
|
1295 | 718ec0be | malc | #define MP_GPIO_OE_LO 0x008 |
1296 | 718ec0be | malc | #define MP_GPIO_OUT_LO 0x00c |
1297 | 718ec0be | malc | #define MP_GPIO_IN_LO 0x010 |
1298 | 718ec0be | malc | #define MP_GPIO_ISR_LO 0x020 |
1299 | 718ec0be | malc | #define MP_GPIO_OE_HI 0x508 |
1300 | 718ec0be | malc | #define MP_GPIO_OUT_HI 0x50c |
1301 | 718ec0be | malc | #define MP_GPIO_IN_HI 0x510 |
1302 | 718ec0be | malc | #define MP_GPIO_ISR_HI 0x520 |
1303 | 24859b68 | balrog | |
1304 | 24859b68 | balrog | /* GPIO bits & masks */
|
1305 | 24859b68 | balrog | #define MP_GPIO_WHEEL_VOL (1 << 8) |
1306 | 24859b68 | balrog | #define MP_GPIO_WHEEL_VOL_INV (1 << 9) |
1307 | 24859b68 | balrog | #define MP_GPIO_WHEEL_NAV (1 << 10) |
1308 | 24859b68 | balrog | #define MP_GPIO_WHEEL_NAV_INV (1 << 11) |
1309 | 24859b68 | balrog | #define MP_GPIO_LCD_BRIGHTNESS 0x00070000 |
1310 | 24859b68 | balrog | #define MP_GPIO_BTN_FAVORITS (1 << 19) |
1311 | 24859b68 | balrog | #define MP_GPIO_BTN_MENU (1 << 20) |
1312 | 24859b68 | balrog | #define MP_GPIO_BTN_VOLUME (1 << 21) |
1313 | 24859b68 | balrog | #define MP_GPIO_BTN_NAVIGATION (1 << 22) |
1314 | 24859b68 | balrog | #define MP_GPIO_I2C_DATA_BIT 29 |
1315 | 24859b68 | balrog | #define MP_GPIO_I2C_DATA (1 << MP_GPIO_I2C_DATA_BIT) |
1316 | 24859b68 | balrog | #define MP_GPIO_I2C_CLOCK_BIT 30 |
1317 | 24859b68 | balrog | |
1318 | 24859b68 | balrog | /* LCD brightness bits in GPIO_OE_HI */
|
1319 | 24859b68 | balrog | #define MP_OE_LCD_BRIGHTNESS 0x0007 |
1320 | 24859b68 | balrog | |
1321 | 718ec0be | malc | static uint32_t musicpal_gpio_read(void *opaque, target_phys_addr_t offset) |
1322 | 24859b68 | balrog | { |
1323 | 24859b68 | balrog | switch (offset) {
|
1324 | 24859b68 | balrog | case MP_GPIO_OE_HI: /* used for LCD brightness control */ |
1325 | 24859b68 | balrog | return lcd_brightness & MP_OE_LCD_BRIGHTNESS;
|
1326 | 24859b68 | balrog | |
1327 | 24859b68 | balrog | case MP_GPIO_OUT_LO:
|
1328 | 24859b68 | balrog | return gpio_out_state & 0xFFFF; |
1329 | 24859b68 | balrog | case MP_GPIO_OUT_HI:
|
1330 | 24859b68 | balrog | return gpio_out_state >> 16; |
1331 | 24859b68 | balrog | |
1332 | 24859b68 | balrog | case MP_GPIO_IN_LO:
|
1333 | 24859b68 | balrog | return gpio_in_state & 0xFFFF; |
1334 | 24859b68 | balrog | case MP_GPIO_IN_HI:
|
1335 | 24859b68 | balrog | /* Update received I2C data */
|
1336 | 24859b68 | balrog | gpio_in_state = (gpio_in_state & ~MP_GPIO_I2C_DATA) | |
1337 | 24859b68 | balrog | (i2c_get_data(mixer_i2c) << MP_GPIO_I2C_DATA_BIT); |
1338 | 24859b68 | balrog | return gpio_in_state >> 16; |
1339 | 24859b68 | balrog | |
1340 | 24859b68 | balrog | case MP_GPIO_ISR_LO:
|
1341 | 7c6ce4ba | balrog | return gpio_isr & 0xFFFF; |
1342 | 24859b68 | balrog | case MP_GPIO_ISR_HI:
|
1343 | 7c6ce4ba | balrog | return gpio_isr >> 16; |
1344 | 24859b68 | balrog | |
1345 | 24859b68 | balrog | default:
|
1346 | 24859b68 | balrog | return 0; |
1347 | 24859b68 | balrog | } |
1348 | 24859b68 | balrog | } |
1349 | 24859b68 | balrog | |
1350 | 718ec0be | malc | static void musicpal_gpio_write(void *opaque, target_phys_addr_t offset, |
1351 | 718ec0be | malc | uint32_t value) |
1352 | 24859b68 | balrog | { |
1353 | 24859b68 | balrog | switch (offset) {
|
1354 | 24859b68 | balrog | case MP_GPIO_OE_HI: /* used for LCD brightness control */ |
1355 | 24859b68 | balrog | lcd_brightness = (lcd_brightness & MP_GPIO_LCD_BRIGHTNESS) | |
1356 | 24859b68 | balrog | (value & MP_OE_LCD_BRIGHTNESS); |
1357 | 24859b68 | balrog | break;
|
1358 | 24859b68 | balrog | |
1359 | 24859b68 | balrog | case MP_GPIO_OUT_LO:
|
1360 | 24859b68 | balrog | gpio_out_state = (gpio_out_state & 0xFFFF0000) | (value & 0xFFFF); |
1361 | 24859b68 | balrog | break;
|
1362 | 24859b68 | balrog | case MP_GPIO_OUT_HI:
|
1363 | 24859b68 | balrog | gpio_out_state = (gpio_out_state & 0xFFFF) | (value << 16); |
1364 | 24859b68 | balrog | lcd_brightness = (lcd_brightness & 0xFFFF) |
|
1365 | 24859b68 | balrog | (gpio_out_state & MP_GPIO_LCD_BRIGHTNESS); |
1366 | 24859b68 | balrog | i2c_state_update(mixer_i2c, |
1367 | 24859b68 | balrog | (gpio_out_state >> MP_GPIO_I2C_DATA_BIT) & 1,
|
1368 | 24859b68 | balrog | (gpio_out_state >> MP_GPIO_I2C_CLOCK_BIT) & 1);
|
1369 | 24859b68 | balrog | break;
|
1370 | 24859b68 | balrog | |
1371 | 24859b68 | balrog | } |
1372 | 24859b68 | balrog | } |
1373 | 24859b68 | balrog | |
1374 | 718ec0be | malc | static CPUReadMemoryFunc *musicpal_gpio_readfn[] = {
|
1375 | 718ec0be | malc | musicpal_gpio_read, |
1376 | 718ec0be | malc | musicpal_gpio_read, |
1377 | 718ec0be | malc | musicpal_gpio_read, |
1378 | 718ec0be | malc | }; |
1379 | 718ec0be | malc | |
1380 | 718ec0be | malc | static CPUWriteMemoryFunc *musicpal_gpio_writefn[] = {
|
1381 | 718ec0be | malc | musicpal_gpio_write, |
1382 | 718ec0be | malc | musicpal_gpio_write, |
1383 | 718ec0be | malc | musicpal_gpio_write, |
1384 | 718ec0be | malc | }; |
1385 | 718ec0be | malc | |
1386 | 718ec0be | malc | static void musicpal_gpio_init(void) |
1387 | 718ec0be | malc | { |
1388 | 718ec0be | malc | int iomemtype;
|
1389 | 718ec0be | malc | |
1390 | 718ec0be | malc | iomemtype = cpu_register_io_memory(0, musicpal_gpio_readfn,
|
1391 | 718ec0be | malc | musicpal_gpio_writefn, NULL);
|
1392 | 718ec0be | malc | cpu_register_physical_memory(MP_GPIO_BASE, MP_GPIO_SIZE, iomemtype); |
1393 | 718ec0be | malc | } |
1394 | 718ec0be | malc | |
1395 | 24859b68 | balrog | /* Keyboard codes & masks */
|
1396 | 7c6ce4ba | balrog | #define KEY_RELEASED 0x80 |
1397 | 24859b68 | balrog | #define KEY_CODE 0x7f |
1398 | 24859b68 | balrog | |
1399 | 24859b68 | balrog | #define KEYCODE_TAB 0x0f |
1400 | 24859b68 | balrog | #define KEYCODE_ENTER 0x1c |
1401 | 24859b68 | balrog | #define KEYCODE_F 0x21 |
1402 | 24859b68 | balrog | #define KEYCODE_M 0x32 |
1403 | 24859b68 | balrog | |
1404 | 24859b68 | balrog | #define KEYCODE_EXTENDED 0xe0 |
1405 | 24859b68 | balrog | #define KEYCODE_UP 0x48 |
1406 | 24859b68 | balrog | #define KEYCODE_DOWN 0x50 |
1407 | 24859b68 | balrog | #define KEYCODE_LEFT 0x4b |
1408 | 24859b68 | balrog | #define KEYCODE_RIGHT 0x4d |
1409 | 24859b68 | balrog | |
1410 | 24859b68 | balrog | static void musicpal_key_event(void *opaque, int keycode) |
1411 | 24859b68 | balrog | { |
1412 | 24859b68 | balrog | qemu_irq irq = opaque; |
1413 | 24859b68 | balrog | uint32_t event = 0;
|
1414 | 24859b68 | balrog | static int kbd_extended; |
1415 | 24859b68 | balrog | |
1416 | 24859b68 | balrog | if (keycode == KEYCODE_EXTENDED) {
|
1417 | 24859b68 | balrog | kbd_extended = 1;
|
1418 | 24859b68 | balrog | return;
|
1419 | 24859b68 | balrog | } |
1420 | 24859b68 | balrog | |
1421 | 24859b68 | balrog | if (kbd_extended)
|
1422 | 24859b68 | balrog | switch (keycode & KEY_CODE) {
|
1423 | 24859b68 | balrog | case KEYCODE_UP:
|
1424 | 24859b68 | balrog | event = MP_GPIO_WHEEL_NAV | MP_GPIO_WHEEL_NAV_INV; |
1425 | 24859b68 | balrog | break;
|
1426 | 24859b68 | balrog | |
1427 | 24859b68 | balrog | case KEYCODE_DOWN:
|
1428 | 24859b68 | balrog | event = MP_GPIO_WHEEL_NAV; |
1429 | 24859b68 | balrog | break;
|
1430 | 24859b68 | balrog | |
1431 | 24859b68 | balrog | case KEYCODE_LEFT:
|
1432 | 24859b68 | balrog | event = MP_GPIO_WHEEL_VOL | MP_GPIO_WHEEL_VOL_INV; |
1433 | 24859b68 | balrog | break;
|
1434 | 24859b68 | balrog | |
1435 | 24859b68 | balrog | case KEYCODE_RIGHT:
|
1436 | 24859b68 | balrog | event = MP_GPIO_WHEEL_VOL; |
1437 | 24859b68 | balrog | break;
|
1438 | 24859b68 | balrog | } |
1439 | 7c6ce4ba | balrog | else {
|
1440 | 24859b68 | balrog | switch (keycode & KEY_CODE) {
|
1441 | 24859b68 | balrog | case KEYCODE_F:
|
1442 | 24859b68 | balrog | event = MP_GPIO_BTN_FAVORITS; |
1443 | 24859b68 | balrog | break;
|
1444 | 24859b68 | balrog | |
1445 | 24859b68 | balrog | case KEYCODE_TAB:
|
1446 | 24859b68 | balrog | event = MP_GPIO_BTN_VOLUME; |
1447 | 24859b68 | balrog | break;
|
1448 | 24859b68 | balrog | |
1449 | 24859b68 | balrog | case KEYCODE_ENTER:
|
1450 | 24859b68 | balrog | event = MP_GPIO_BTN_NAVIGATION; |
1451 | 24859b68 | balrog | break;
|
1452 | 24859b68 | balrog | |
1453 | 24859b68 | balrog | case KEYCODE_M:
|
1454 | 24859b68 | balrog | event = MP_GPIO_BTN_MENU; |
1455 | 24859b68 | balrog | break;
|
1456 | 24859b68 | balrog | } |
1457 | 7c6ce4ba | balrog | /* Do not repeat already pressed buttons */
|
1458 | 7c6ce4ba | balrog | if (!(keycode & KEY_RELEASED) && !(gpio_in_state & event))
|
1459 | 7c6ce4ba | balrog | event = 0;
|
1460 | 7c6ce4ba | balrog | } |
1461 | 24859b68 | balrog | |
1462 | 7c6ce4ba | balrog | if (event) {
|
1463 | 7c6ce4ba | balrog | if (keycode & KEY_RELEASED) {
|
1464 | 7c6ce4ba | balrog | gpio_in_state |= event; |
1465 | 7c6ce4ba | balrog | } else {
|
1466 | 7c6ce4ba | balrog | gpio_in_state &= ~event; |
1467 | 7c6ce4ba | balrog | gpio_isr = event; |
1468 | 7c6ce4ba | balrog | qemu_irq_raise(irq); |
1469 | 7c6ce4ba | balrog | } |
1470 | 24859b68 | balrog | } |
1471 | 24859b68 | balrog | |
1472 | 24859b68 | balrog | kbd_extended = 0;
|
1473 | 24859b68 | balrog | } |
1474 | 24859b68 | balrog | |
1475 | 24859b68 | balrog | static struct arm_boot_info musicpal_binfo = { |
1476 | 24859b68 | balrog | .loader_start = 0x0,
|
1477 | 24859b68 | balrog | .board_id = 0x20e,
|
1478 | 24859b68 | balrog | }; |
1479 | 24859b68 | balrog | |
1480 | b0f6edb1 | balrog | static void musicpal_init(ram_addr_t ram_size, int vga_ram_size, |
1481 | 3023f332 | aliguori | const char *boot_device, |
1482 | 24859b68 | balrog | const char *kernel_filename, const char *kernel_cmdline, |
1483 | 24859b68 | balrog | const char *initrd_filename, const char *cpu_model) |
1484 | 24859b68 | balrog | { |
1485 | 24859b68 | balrog | CPUState *env; |
1486 | 24859b68 | balrog | qemu_irq *pic; |
1487 | 24859b68 | balrog | int index;
|
1488 | 24859b68 | balrog | unsigned long flash_size; |
1489 | 24859b68 | balrog | |
1490 | 24859b68 | balrog | if (!cpu_model)
|
1491 | 24859b68 | balrog | cpu_model = "arm926";
|
1492 | 24859b68 | balrog | |
1493 | 24859b68 | balrog | env = cpu_init(cpu_model); |
1494 | 24859b68 | balrog | if (!env) {
|
1495 | 24859b68 | balrog | fprintf(stderr, "Unable to find CPU definition\n");
|
1496 | 24859b68 | balrog | exit(1);
|
1497 | 24859b68 | balrog | } |
1498 | 24859b68 | balrog | pic = arm_pic_init_cpu(env); |
1499 | 24859b68 | balrog | |
1500 | 24859b68 | balrog | /* For now we use a fixed - the original - RAM size */
|
1501 | 24859b68 | balrog | cpu_register_physical_memory(0, MP_RAM_DEFAULT_SIZE,
|
1502 | 24859b68 | balrog | qemu_ram_alloc(MP_RAM_DEFAULT_SIZE)); |
1503 | 24859b68 | balrog | |
1504 | 24859b68 | balrog | sram_off = qemu_ram_alloc(MP_SRAM_SIZE); |
1505 | 24859b68 | balrog | cpu_register_physical_memory(MP_SRAM_BASE, MP_SRAM_SIZE, sram_off); |
1506 | 24859b68 | balrog | |
1507 | 24859b68 | balrog | pic = mv88w8618_pic_init(MP_PIC_BASE, pic[ARM_PIC_CPU_IRQ]); |
1508 | 24859b68 | balrog | mv88w8618_pit_init(MP_PIT_BASE, pic, MP_TIMER1_IRQ); |
1509 | 24859b68 | balrog | |
1510 | 24859b68 | balrog | if (serial_hds[0]) |
1511 | b6cd0ea1 | aurel32 | serial_mm_init(MP_UART1_BASE, 2, pic[MP_UART1_IRQ], 1825000, |
1512 | 24859b68 | balrog | serial_hds[0], 1); |
1513 | 24859b68 | balrog | if (serial_hds[1]) |
1514 | b6cd0ea1 | aurel32 | serial_mm_init(MP_UART2_BASE, 2, pic[MP_UART2_IRQ], 1825000, |
1515 | 24859b68 | balrog | serial_hds[1], 1); |
1516 | 24859b68 | balrog | |
1517 | 24859b68 | balrog | /* Register flash */
|
1518 | 24859b68 | balrog | index = drive_get_index(IF_PFLASH, 0, 0); |
1519 | 24859b68 | balrog | if (index != -1) { |
1520 | 24859b68 | balrog | flash_size = bdrv_getlength(drives_table[index].bdrv); |
1521 | 24859b68 | balrog | if (flash_size != 8*1024*1024 && flash_size != 16*1024*1024 && |
1522 | 24859b68 | balrog | flash_size != 32*1024*1024) { |
1523 | 24859b68 | balrog | fprintf(stderr, "Invalid flash image size\n");
|
1524 | 24859b68 | balrog | exit(1);
|
1525 | 24859b68 | balrog | } |
1526 | 24859b68 | balrog | |
1527 | 24859b68 | balrog | /*
|
1528 | 24859b68 | balrog | * The original U-Boot accesses the flash at 0xFE000000 instead of
|
1529 | 24859b68 | balrog | * 0xFF800000 (if there is 8 MB flash). So remap flash access if the
|
1530 | 24859b68 | balrog | * image is smaller than 32 MB.
|
1531 | 24859b68 | balrog | */
|
1532 | 24859b68 | balrog | pflash_cfi02_register(0-MP_FLASH_SIZE_MAX, qemu_ram_alloc(flash_size),
|
1533 | 24859b68 | balrog | drives_table[index].bdrv, 0x10000,
|
1534 | 24859b68 | balrog | (flash_size + 0xffff) >> 16, |
1535 | 24859b68 | balrog | MP_FLASH_SIZE_MAX / flash_size, |
1536 | 24859b68 | balrog | 2, 0x00BF, 0x236D, 0x0000, 0x0000, |
1537 | 24859b68 | balrog | 0x5555, 0x2AAA); |
1538 | 24859b68 | balrog | } |
1539 | 24859b68 | balrog | mv88w8618_flashcfg_init(MP_FLASHCFG_BASE); |
1540 | 24859b68 | balrog | |
1541 | 718ec0be | malc | musicpal_lcd_init(); |
1542 | 24859b68 | balrog | |
1543 | 24859b68 | balrog | qemu_add_kbd_event_handler(musicpal_key_event, pic[MP_GPIO_IRQ]); |
1544 | 24859b68 | balrog | |
1545 | 24859b68 | balrog | mv88w8618_eth_init(&nd_table[0], MP_ETH_BASE, pic[MP_ETH_IRQ]);
|
1546 | 24859b68 | balrog | |
1547 | 718ec0be | malc | mixer_i2c = musicpal_audio_init(pic[MP_AUDIO_IRQ]); |
1548 | 718ec0be | malc | |
1549 | 718ec0be | malc | mv88w8618_wlan_init(MP_WLAN_BASE); |
1550 | 718ec0be | malc | |
1551 | 718ec0be | malc | musicpal_misc_init(); |
1552 | 718ec0be | malc | musicpal_gpio_init(); |
1553 | 24859b68 | balrog | |
1554 | 24859b68 | balrog | musicpal_binfo.ram_size = MP_RAM_DEFAULT_SIZE; |
1555 | 24859b68 | balrog | musicpal_binfo.kernel_filename = kernel_filename; |
1556 | 24859b68 | balrog | musicpal_binfo.kernel_cmdline = kernel_cmdline; |
1557 | 24859b68 | balrog | musicpal_binfo.initrd_filename = initrd_filename; |
1558 | b0f6edb1 | balrog | arm_load_kernel(env, &musicpal_binfo); |
1559 | 24859b68 | balrog | } |
1560 | 24859b68 | balrog | |
1561 | 24859b68 | balrog | QEMUMachine musicpal_machine = { |
1562 | 4b32e168 | aliguori | .name = "musicpal",
|
1563 | 4b32e168 | aliguori | .desc = "Marvell 88w8618 / MusicPal (ARM926EJ-S)",
|
1564 | 4b32e168 | aliguori | .init = musicpal_init, |
1565 | 3d878caa | balrog | .ram_require = MP_RAM_DEFAULT_SIZE + MP_SRAM_SIZE + |
1566 | 3d878caa | balrog | MP_FLASH_SIZE_MAX + RAMSIZE_FIXED, |
1567 | 24859b68 | balrog | }; |