root / hw / pl031.c @ be62a2eb
History | View | Annotate | Download (5.7 kB)
1 | 7e1543c2 | pbrook | /*
|
---|---|---|---|
2 | 7e1543c2 | pbrook | * ARM AMBA PrimeCell PL031 RTC
|
3 | 7e1543c2 | pbrook | *
|
4 | 7e1543c2 | pbrook | * Copyright (c) 2007 CodeSourcery
|
5 | 7e1543c2 | pbrook | *
|
6 | 7e1543c2 | pbrook | * This file is free software; you can redistribute it and/or modify
|
7 | 7e1543c2 | pbrook | * it under the terms of the GNU General Public License version 2 as
|
8 | 7e1543c2 | pbrook | * published by the Free Software Foundation.
|
9 | 7e1543c2 | pbrook | *
|
10 | 7e1543c2 | pbrook | */
|
11 | 7e1543c2 | pbrook | |
12 | a63bdb31 | Paul Brook | #include "sysbus.h" |
13 | 87ecb68b | pbrook | #include "qemu-timer.h" |
14 | 7e1543c2 | pbrook | |
15 | 7e1543c2 | pbrook | //#define DEBUG_PL031
|
16 | 7e1543c2 | pbrook | |
17 | 7e1543c2 | pbrook | #ifdef DEBUG_PL031
|
18 | 001faf32 | Blue Swirl | #define DPRINTF(fmt, ...) \
|
19 | 001faf32 | Blue Swirl | do { printf("pl031: " fmt , ## __VA_ARGS__); } while (0) |
20 | 7e1543c2 | pbrook | #else
|
21 | 001faf32 | Blue Swirl | #define DPRINTF(fmt, ...) do {} while(0) |
22 | 7e1543c2 | pbrook | #endif
|
23 | 7e1543c2 | pbrook | |
24 | 7e1543c2 | pbrook | #define RTC_DR 0x00 /* Data read register */ |
25 | 7e1543c2 | pbrook | #define RTC_MR 0x04 /* Match register */ |
26 | 7e1543c2 | pbrook | #define RTC_LR 0x08 /* Data load register */ |
27 | 7e1543c2 | pbrook | #define RTC_CR 0x0c /* Control register */ |
28 | 7e1543c2 | pbrook | #define RTC_IMSC 0x10 /* Interrupt mask and set register */ |
29 | 7e1543c2 | pbrook | #define RTC_RIS 0x14 /* Raw interrupt status register */ |
30 | 7e1543c2 | pbrook | #define RTC_MIS 0x18 /* Masked interrupt status register */ |
31 | 7e1543c2 | pbrook | #define RTC_ICR 0x1c /* Interrupt clear register */ |
32 | 7e1543c2 | pbrook | |
33 | 7e1543c2 | pbrook | typedef struct { |
34 | a63bdb31 | Paul Brook | SysBusDevice busdev; |
35 | 9edbe481 | Avi Kivity | MemoryRegion iomem; |
36 | 7e1543c2 | pbrook | QEMUTimer *timer; |
37 | 7e1543c2 | pbrook | qemu_irq irq; |
38 | 7e1543c2 | pbrook | |
39 | 7e1543c2 | pbrook | uint32_t tick_offset; |
40 | 7e1543c2 | pbrook | |
41 | 7e1543c2 | pbrook | uint32_t mr; |
42 | 7e1543c2 | pbrook | uint32_t lr; |
43 | 7e1543c2 | pbrook | uint32_t cr; |
44 | 7e1543c2 | pbrook | uint32_t im; |
45 | 7e1543c2 | pbrook | uint32_t is; |
46 | 7e1543c2 | pbrook | } pl031_state; |
47 | 7e1543c2 | pbrook | |
48 | 0dc5595c | Peter Maydell | static const VMStateDescription vmstate_pl031 = { |
49 | 0dc5595c | Peter Maydell | .name = "pl031",
|
50 | 0dc5595c | Peter Maydell | .version_id = 1,
|
51 | 0dc5595c | Peter Maydell | .minimum_version_id = 1,
|
52 | 0dc5595c | Peter Maydell | .fields = (VMStateField[]) { |
53 | 0dc5595c | Peter Maydell | VMSTATE_UINT32(tick_offset, pl031_state), |
54 | 0dc5595c | Peter Maydell | VMSTATE_UINT32(mr, pl031_state), |
55 | 0dc5595c | Peter Maydell | VMSTATE_UINT32(lr, pl031_state), |
56 | 0dc5595c | Peter Maydell | VMSTATE_UINT32(cr, pl031_state), |
57 | 0dc5595c | Peter Maydell | VMSTATE_UINT32(im, pl031_state), |
58 | 0dc5595c | Peter Maydell | VMSTATE_UINT32(is, pl031_state), |
59 | 0dc5595c | Peter Maydell | VMSTATE_END_OF_LIST() |
60 | 0dc5595c | Peter Maydell | } |
61 | 0dc5595c | Peter Maydell | }; |
62 | 0dc5595c | Peter Maydell | |
63 | 7e1543c2 | pbrook | static const unsigned char pl031_id[] = { |
64 | 7e1543c2 | pbrook | 0x31, 0x10, 0x14, 0x00, /* Device ID */ |
65 | 7e1543c2 | pbrook | 0x0d, 0xf0, 0x05, 0xb1 /* Cell ID */ |
66 | 7e1543c2 | pbrook | }; |
67 | 7e1543c2 | pbrook | |
68 | 7e1543c2 | pbrook | static void pl031_update(pl031_state *s) |
69 | 7e1543c2 | pbrook | { |
70 | 7e1543c2 | pbrook | qemu_set_irq(s->irq, s->is & s->im); |
71 | 7e1543c2 | pbrook | } |
72 | 7e1543c2 | pbrook | |
73 | 7e1543c2 | pbrook | static void pl031_interrupt(void * opaque) |
74 | 7e1543c2 | pbrook | { |
75 | 7e1543c2 | pbrook | pl031_state *s = (pl031_state *)opaque; |
76 | 7e1543c2 | pbrook | |
77 | 7e1543c2 | pbrook | s->im = 1;
|
78 | 7e1543c2 | pbrook | DPRINTF("Alarm raised\n");
|
79 | 7e1543c2 | pbrook | pl031_update(s); |
80 | 7e1543c2 | pbrook | } |
81 | 7e1543c2 | pbrook | |
82 | 7e1543c2 | pbrook | static uint32_t pl031_get_count(pl031_state *s)
|
83 | 7e1543c2 | pbrook | { |
84 | 74475455 | Paolo Bonzini | /* This assumes qemu_get_clock_ns returns the time since the machine was
|
85 | 7e1543c2 | pbrook | created. */
|
86 | 74475455 | Paolo Bonzini | return s->tick_offset + qemu_get_clock_ns(vm_clock) / get_ticks_per_sec();
|
87 | 7e1543c2 | pbrook | } |
88 | 7e1543c2 | pbrook | |
89 | 7e1543c2 | pbrook | static void pl031_set_alarm(pl031_state *s) |
90 | 7e1543c2 | pbrook | { |
91 | 7e1543c2 | pbrook | int64_t now; |
92 | 7e1543c2 | pbrook | uint32_t ticks; |
93 | 7e1543c2 | pbrook | |
94 | 74475455 | Paolo Bonzini | now = qemu_get_clock_ns(vm_clock); |
95 | 6ee093c9 | Juan Quintela | ticks = s->tick_offset + now / get_ticks_per_sec(); |
96 | 7e1543c2 | pbrook | |
97 | 7e1543c2 | pbrook | /* The timer wraps around. This subtraction also wraps in the same way,
|
98 | 7e1543c2 | pbrook | and gives correct results when alarm < now_ticks. */
|
99 | 7e1543c2 | pbrook | ticks = s->mr - ticks; |
100 | 7e1543c2 | pbrook | DPRINTF("Alarm set in %ud ticks\n", ticks);
|
101 | 7e1543c2 | pbrook | if (ticks == 0) { |
102 | 7e1543c2 | pbrook | qemu_del_timer(s->timer); |
103 | 7e1543c2 | pbrook | pl031_interrupt(s); |
104 | 7e1543c2 | pbrook | } else {
|
105 | 6ee093c9 | Juan Quintela | qemu_mod_timer(s->timer, now + (int64_t)ticks * get_ticks_per_sec()); |
106 | 7e1543c2 | pbrook | } |
107 | 7e1543c2 | pbrook | } |
108 | 7e1543c2 | pbrook | |
109 | 9edbe481 | Avi Kivity | static uint64_t pl031_read(void *opaque, target_phys_addr_t offset, |
110 | 9edbe481 | Avi Kivity | unsigned size)
|
111 | 7e1543c2 | pbrook | { |
112 | 7e1543c2 | pbrook | pl031_state *s = (pl031_state *)opaque; |
113 | 7e1543c2 | pbrook | |
114 | 7e1543c2 | pbrook | if (offset >= 0xfe0 && offset < 0x1000) |
115 | 7e1543c2 | pbrook | return pl031_id[(offset - 0xfe0) >> 2]; |
116 | 7e1543c2 | pbrook | |
117 | 7e1543c2 | pbrook | switch (offset) {
|
118 | 7e1543c2 | pbrook | case RTC_DR:
|
119 | 7e1543c2 | pbrook | return pl031_get_count(s);
|
120 | 7e1543c2 | pbrook | case RTC_MR:
|
121 | 7e1543c2 | pbrook | return s->mr;
|
122 | 7e1543c2 | pbrook | case RTC_IMSC:
|
123 | 7e1543c2 | pbrook | return s->im;
|
124 | 7e1543c2 | pbrook | case RTC_RIS:
|
125 | 7e1543c2 | pbrook | return s->is;
|
126 | 7e1543c2 | pbrook | case RTC_LR:
|
127 | 7e1543c2 | pbrook | return s->lr;
|
128 | 7e1543c2 | pbrook | case RTC_CR:
|
129 | 7e1543c2 | pbrook | /* RTC is permanently enabled. */
|
130 | 7e1543c2 | pbrook | return 1; |
131 | 7e1543c2 | pbrook | case RTC_MIS:
|
132 | 7e1543c2 | pbrook | return s->is & s->im;
|
133 | 7e1543c2 | pbrook | case RTC_ICR:
|
134 | 7e1543c2 | pbrook | fprintf(stderr, "qemu: pl031_read: Unexpected offset 0x%x\n",
|
135 | 7e1543c2 | pbrook | (int)offset);
|
136 | 7e1543c2 | pbrook | break;
|
137 | 7e1543c2 | pbrook | default:
|
138 | 2ac71179 | Paul Brook | hw_error("pl031_read: Bad offset 0x%x\n", (int)offset); |
139 | 7e1543c2 | pbrook | break;
|
140 | 7e1543c2 | pbrook | } |
141 | 7e1543c2 | pbrook | |
142 | 7e1543c2 | pbrook | return 0; |
143 | 7e1543c2 | pbrook | } |
144 | 7e1543c2 | pbrook | |
145 | c227f099 | Anthony Liguori | static void pl031_write(void * opaque, target_phys_addr_t offset, |
146 | 9edbe481 | Avi Kivity | uint64_t value, unsigned size)
|
147 | 7e1543c2 | pbrook | { |
148 | 7e1543c2 | pbrook | pl031_state *s = (pl031_state *)opaque; |
149 | 7e1543c2 | pbrook | |
150 | 7e1543c2 | pbrook | |
151 | 7e1543c2 | pbrook | switch (offset) {
|
152 | 7e1543c2 | pbrook | case RTC_LR:
|
153 | 7e1543c2 | pbrook | s->tick_offset += value - pl031_get_count(s); |
154 | 7e1543c2 | pbrook | pl031_set_alarm(s); |
155 | 7e1543c2 | pbrook | break;
|
156 | 7e1543c2 | pbrook | case RTC_MR:
|
157 | 7e1543c2 | pbrook | s->mr = value; |
158 | 7e1543c2 | pbrook | pl031_set_alarm(s); |
159 | 7e1543c2 | pbrook | break;
|
160 | 7e1543c2 | pbrook | case RTC_IMSC:
|
161 | 7e1543c2 | pbrook | s->im = value & 1;
|
162 | 7e1543c2 | pbrook | DPRINTF("Interrupt mask %d\n", s->im);
|
163 | 7e1543c2 | pbrook | pl031_update(s); |
164 | 7e1543c2 | pbrook | break;
|
165 | 7e1543c2 | pbrook | case RTC_ICR:
|
166 | ff2712ba | Stefan Weil | /* The PL031 documentation (DDI0224B) states that the interrupt is
|
167 | 7e1543c2 | pbrook | cleared when bit 0 of the written value is set. However the
|
168 | 7e1543c2 | pbrook | arm926e documentation (DDI0287B) states that the interrupt is
|
169 | 7e1543c2 | pbrook | cleared when any value is written. */
|
170 | 7e1543c2 | pbrook | DPRINTF("Interrupt cleared");
|
171 | 7e1543c2 | pbrook | s->is = 0;
|
172 | 7e1543c2 | pbrook | pl031_update(s); |
173 | 7e1543c2 | pbrook | break;
|
174 | 7e1543c2 | pbrook | case RTC_CR:
|
175 | 7e1543c2 | pbrook | /* Written value is ignored. */
|
176 | 7e1543c2 | pbrook | break;
|
177 | 7e1543c2 | pbrook | |
178 | 7e1543c2 | pbrook | case RTC_DR:
|
179 | 7e1543c2 | pbrook | case RTC_MIS:
|
180 | 7e1543c2 | pbrook | case RTC_RIS:
|
181 | 7e1543c2 | pbrook | fprintf(stderr, "qemu: pl031_write: Unexpected offset 0x%x\n",
|
182 | 7e1543c2 | pbrook | (int)offset);
|
183 | 7e1543c2 | pbrook | break;
|
184 | 7e1543c2 | pbrook | |
185 | 7e1543c2 | pbrook | default:
|
186 | 2ac71179 | Paul Brook | hw_error("pl031_write: Bad offset 0x%x\n", (int)offset); |
187 | 7e1543c2 | pbrook | break;
|
188 | 7e1543c2 | pbrook | } |
189 | 7e1543c2 | pbrook | } |
190 | 7e1543c2 | pbrook | |
191 | 9edbe481 | Avi Kivity | static const MemoryRegionOps pl031_ops = { |
192 | 9edbe481 | Avi Kivity | .read = pl031_read, |
193 | 9edbe481 | Avi Kivity | .write = pl031_write, |
194 | 9edbe481 | Avi Kivity | .endianness = DEVICE_NATIVE_ENDIAN, |
195 | 7e1543c2 | pbrook | }; |
196 | 7e1543c2 | pbrook | |
197 | 81a322d4 | Gerd Hoffmann | static int pl031_init(SysBusDevice *dev) |
198 | 7e1543c2 | pbrook | { |
199 | a63bdb31 | Paul Brook | pl031_state *s = FROM_SYSBUS(pl031_state, dev); |
200 | f6503059 | balrog | struct tm tm;
|
201 | 7e1543c2 | pbrook | |
202 | 9edbe481 | Avi Kivity | memory_region_init_io(&s->iomem, &pl031_ops, s, "pl031", 0x1000); |
203 | 750ecd44 | Avi Kivity | sysbus_init_mmio(dev, &s->iomem); |
204 | 7e1543c2 | pbrook | |
205 | a63bdb31 | Paul Brook | sysbus_init_irq(dev, &s->irq); |
206 | 7e1543c2 | pbrook | /* ??? We assume vm_clock is zero at this point. */
|
207 | f6503059 | balrog | qemu_get_timedate(&tm, 0);
|
208 | 0cd2df75 | aurel32 | s->tick_offset = mktimegm(&tm); |
209 | 7e1543c2 | pbrook | |
210 | 74475455 | Paolo Bonzini | s->timer = qemu_new_timer_ns(vm_clock, pl031_interrupt, s); |
211 | 81a322d4 | Gerd Hoffmann | return 0; |
212 | 7e1543c2 | pbrook | } |
213 | a63bdb31 | Paul Brook | |
214 | 0dc5595c | Peter Maydell | static SysBusDeviceInfo pl031_info = {
|
215 | 0dc5595c | Peter Maydell | .init = pl031_init, |
216 | 0dc5595c | Peter Maydell | .qdev.name = "pl031",
|
217 | 0dc5595c | Peter Maydell | .qdev.size = sizeof(pl031_state),
|
218 | 0dc5595c | Peter Maydell | .qdev.vmsd = &vmstate_pl031, |
219 | 0dc5595c | Peter Maydell | .qdev.no_user = 1,
|
220 | 0dc5595c | Peter Maydell | }; |
221 | 0dc5595c | Peter Maydell | |
222 | a63bdb31 | Paul Brook | static void pl031_register_devices(void) |
223 | a63bdb31 | Paul Brook | { |
224 | 0dc5595c | Peter Maydell | sysbus_register_withprop(&pl031_info); |
225 | a63bdb31 | Paul Brook | } |
226 | a63bdb31 | Paul Brook | |
227 | a63bdb31 | Paul Brook | device_init(pl031_register_devices) |