root / hw / ppc4xx_pci.c @ be62a2eb
History | View | Annotate | Download (10.9 kB)
1 | 825bb581 | aurel32 | /*
|
---|---|---|---|
2 | 825bb581 | aurel32 | * This program is free software; you can redistribute it and/or modify
|
3 | 825bb581 | aurel32 | * it under the terms of the GNU General Public License, version 2, as
|
4 | 825bb581 | aurel32 | * published by the Free Software Foundation.
|
5 | 825bb581 | aurel32 | *
|
6 | 825bb581 | aurel32 | * This program is distributed in the hope that it will be useful,
|
7 | 825bb581 | aurel32 | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
8 | 825bb581 | aurel32 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
9 | 825bb581 | aurel32 | * GNU General Public License for more details.
|
10 | 825bb581 | aurel32 | *
|
11 | 825bb581 | aurel32 | * You should have received a copy of the GNU General Public License
|
12 | 8167ee88 | Blue Swirl | * along with this program; if not, see <http://www.gnu.org/licenses/>.
|
13 | 825bb581 | aurel32 | *
|
14 | 825bb581 | aurel32 | * Copyright IBM Corp. 2008
|
15 | 825bb581 | aurel32 | *
|
16 | 825bb581 | aurel32 | * Authors: Hollis Blanchard <hollisb@us.ibm.com>
|
17 | 825bb581 | aurel32 | */
|
18 | 825bb581 | aurel32 | |
19 | 825bb581 | aurel32 | /* This file implements emulation of the 32-bit PCI controller found in some
|
20 | 825bb581 | aurel32 | * 4xx SoCs, such as the 440EP. */
|
21 | 825bb581 | aurel32 | |
22 | 825bb581 | aurel32 | #include "hw.h" |
23 | 0c34a5d7 | aurel32 | #include "ppc.h" |
24 | 0c34a5d7 | aurel32 | #include "ppc4xx.h" |
25 | 825bb581 | aurel32 | #include "pci.h" |
26 | 825bb581 | aurel32 | #include "pci_host.h" |
27 | 1e39101c | Avi Kivity | #include "exec-memory.h" |
28 | 825bb581 | aurel32 | |
29 | 825bb581 | aurel32 | #undef DEBUG
|
30 | 825bb581 | aurel32 | #ifdef DEBUG
|
31 | 825bb581 | aurel32 | #define DPRINTF(fmt, ...) do { printf(fmt, ## __VA_ARGS__); } while (0) |
32 | 825bb581 | aurel32 | #else
|
33 | 001faf32 | Blue Swirl | #define DPRINTF(fmt, ...)
|
34 | 825bb581 | aurel32 | #endif /* DEBUG */ |
35 | 825bb581 | aurel32 | |
36 | 825bb581 | aurel32 | struct PCIMasterMap {
|
37 | 825bb581 | aurel32 | uint32_t la; |
38 | 825bb581 | aurel32 | uint32_t ma; |
39 | 825bb581 | aurel32 | uint32_t pcila; |
40 | 825bb581 | aurel32 | uint32_t pciha; |
41 | 825bb581 | aurel32 | }; |
42 | 825bb581 | aurel32 | |
43 | 825bb581 | aurel32 | struct PCITargetMap {
|
44 | 825bb581 | aurel32 | uint32_t ms; |
45 | 825bb581 | aurel32 | uint32_t la; |
46 | 825bb581 | aurel32 | }; |
47 | 825bb581 | aurel32 | |
48 | 825bb581 | aurel32 | #define PPC4xx_PCI_NR_PMMS 3 |
49 | 825bb581 | aurel32 | #define PPC4xx_PCI_NR_PTMS 2 |
50 | 825bb581 | aurel32 | |
51 | 825bb581 | aurel32 | struct PPC4xxPCIState {
|
52 | 825bb581 | aurel32 | struct PCIMasterMap pmm[PPC4xx_PCI_NR_PMMS];
|
53 | 825bb581 | aurel32 | struct PCITargetMap ptm[PPC4xx_PCI_NR_PTMS];
|
54 | 825bb581 | aurel32 | |
55 | 825bb581 | aurel32 | PCIHostState pci_state; |
56 | 825bb581 | aurel32 | PCIDevice *pci_dev; |
57 | da726e5e | Avi Kivity | MemoryRegion iomem_addr; |
58 | da726e5e | Avi Kivity | MemoryRegion iomem_regs; |
59 | 825bb581 | aurel32 | }; |
60 | 825bb581 | aurel32 | typedef struct PPC4xxPCIState PPC4xxPCIState; |
61 | 825bb581 | aurel32 | |
62 | 825bb581 | aurel32 | #define PCIC0_CFGADDR 0x0 |
63 | 825bb581 | aurel32 | #define PCIC0_CFGDATA 0x4 |
64 | 825bb581 | aurel32 | |
65 | 825bb581 | aurel32 | /* PLB Memory Map (PMM) registers specify which PLB addresses are translated to
|
66 | 825bb581 | aurel32 | * PCI accesses. */
|
67 | 825bb581 | aurel32 | #define PCIL0_PMM0LA 0x0 |
68 | 825bb581 | aurel32 | #define PCIL0_PMM0MA 0x4 |
69 | 825bb581 | aurel32 | #define PCIL0_PMM0PCILA 0x8 |
70 | 825bb581 | aurel32 | #define PCIL0_PMM0PCIHA 0xc |
71 | 825bb581 | aurel32 | #define PCIL0_PMM1LA 0x10 |
72 | 825bb581 | aurel32 | #define PCIL0_PMM1MA 0x14 |
73 | 825bb581 | aurel32 | #define PCIL0_PMM1PCILA 0x18 |
74 | 825bb581 | aurel32 | #define PCIL0_PMM1PCIHA 0x1c |
75 | 825bb581 | aurel32 | #define PCIL0_PMM2LA 0x20 |
76 | 825bb581 | aurel32 | #define PCIL0_PMM2MA 0x24 |
77 | 825bb581 | aurel32 | #define PCIL0_PMM2PCILA 0x28 |
78 | 825bb581 | aurel32 | #define PCIL0_PMM2PCIHA 0x2c |
79 | 825bb581 | aurel32 | |
80 | 825bb581 | aurel32 | /* PCI Target Map (PTM) registers specify which PCI addresses are translated to
|
81 | 825bb581 | aurel32 | * PLB accesses. */
|
82 | 825bb581 | aurel32 | #define PCIL0_PTM1MS 0x30 |
83 | 825bb581 | aurel32 | #define PCIL0_PTM1LA 0x34 |
84 | 825bb581 | aurel32 | #define PCIL0_PTM2MS 0x38 |
85 | 825bb581 | aurel32 | #define PCIL0_PTM2LA 0x3c |
86 | 825bb581 | aurel32 | #define PCI_REG_SIZE 0x40 |
87 | 825bb581 | aurel32 | |
88 | 825bb581 | aurel32 | |
89 | da726e5e | Avi Kivity | static uint64_t pci4xx_cfgaddr_read(void *opaque, target_phys_addr_t addr, |
90 | da726e5e | Avi Kivity | unsigned size)
|
91 | 825bb581 | aurel32 | { |
92 | 825bb581 | aurel32 | PPC4xxPCIState *ppc4xx_pci = opaque; |
93 | 825bb581 | aurel32 | |
94 | 825bb581 | aurel32 | return ppc4xx_pci->pci_state.config_reg;
|
95 | 825bb581 | aurel32 | } |
96 | 825bb581 | aurel32 | |
97 | da726e5e | Avi Kivity | static void pci4xx_cfgaddr_write(void *opaque, target_phys_addr_t addr, |
98 | da726e5e | Avi Kivity | uint64_t value, unsigned size)
|
99 | 825bb581 | aurel32 | { |
100 | 825bb581 | aurel32 | PPC4xxPCIState *ppc4xx_pci = opaque; |
101 | 825bb581 | aurel32 | |
102 | 825bb581 | aurel32 | ppc4xx_pci->pci_state.config_reg = value & ~0x3;
|
103 | 825bb581 | aurel32 | } |
104 | 825bb581 | aurel32 | |
105 | da726e5e | Avi Kivity | static const MemoryRegionOps pci4xx_cfgaddr_ops = { |
106 | da726e5e | Avi Kivity | .read = pci4xx_cfgaddr_read, |
107 | da726e5e | Avi Kivity | .write = pci4xx_cfgaddr_write, |
108 | da726e5e | Avi Kivity | .endianness = DEVICE_LITTLE_ENDIAN, |
109 | 825bb581 | aurel32 | }; |
110 | 825bb581 | aurel32 | |
111 | c227f099 | Anthony Liguori | static void ppc4xx_pci_reg_write4(void *opaque, target_phys_addr_t offset, |
112 | da726e5e | Avi Kivity | uint64_t value, unsigned size)
|
113 | 825bb581 | aurel32 | { |
114 | 825bb581 | aurel32 | struct PPC4xxPCIState *pci = opaque;
|
115 | 825bb581 | aurel32 | |
116 | 825bb581 | aurel32 | /* We ignore all target attempts at PCI configuration, effectively
|
117 | 825bb581 | aurel32 | * assuming a bidirectional 1:1 mapping of PLB and PCI space. */
|
118 | 825bb581 | aurel32 | |
119 | 825bb581 | aurel32 | switch (offset) {
|
120 | 825bb581 | aurel32 | case PCIL0_PMM0LA:
|
121 | 825bb581 | aurel32 | pci->pmm[0].la = value;
|
122 | 825bb581 | aurel32 | break;
|
123 | 825bb581 | aurel32 | case PCIL0_PMM0MA:
|
124 | 825bb581 | aurel32 | pci->pmm[0].ma = value;
|
125 | 825bb581 | aurel32 | break;
|
126 | 825bb581 | aurel32 | case PCIL0_PMM0PCIHA:
|
127 | 825bb581 | aurel32 | pci->pmm[0].pciha = value;
|
128 | 825bb581 | aurel32 | break;
|
129 | 825bb581 | aurel32 | case PCIL0_PMM0PCILA:
|
130 | 825bb581 | aurel32 | pci->pmm[0].pcila = value;
|
131 | 825bb581 | aurel32 | break;
|
132 | 825bb581 | aurel32 | |
133 | 825bb581 | aurel32 | case PCIL0_PMM1LA:
|
134 | 825bb581 | aurel32 | pci->pmm[1].la = value;
|
135 | 825bb581 | aurel32 | break;
|
136 | 825bb581 | aurel32 | case PCIL0_PMM1MA:
|
137 | 825bb581 | aurel32 | pci->pmm[1].ma = value;
|
138 | 825bb581 | aurel32 | break;
|
139 | 825bb581 | aurel32 | case PCIL0_PMM1PCIHA:
|
140 | 825bb581 | aurel32 | pci->pmm[1].pciha = value;
|
141 | 825bb581 | aurel32 | break;
|
142 | 825bb581 | aurel32 | case PCIL0_PMM1PCILA:
|
143 | 825bb581 | aurel32 | pci->pmm[1].pcila = value;
|
144 | 825bb581 | aurel32 | break;
|
145 | 825bb581 | aurel32 | |
146 | 825bb581 | aurel32 | case PCIL0_PMM2LA:
|
147 | 825bb581 | aurel32 | pci->pmm[2].la = value;
|
148 | 825bb581 | aurel32 | break;
|
149 | 825bb581 | aurel32 | case PCIL0_PMM2MA:
|
150 | 825bb581 | aurel32 | pci->pmm[2].ma = value;
|
151 | 825bb581 | aurel32 | break;
|
152 | 825bb581 | aurel32 | case PCIL0_PMM2PCIHA:
|
153 | 825bb581 | aurel32 | pci->pmm[2].pciha = value;
|
154 | 825bb581 | aurel32 | break;
|
155 | 825bb581 | aurel32 | case PCIL0_PMM2PCILA:
|
156 | 825bb581 | aurel32 | pci->pmm[2].pcila = value;
|
157 | 825bb581 | aurel32 | break;
|
158 | 825bb581 | aurel32 | |
159 | 825bb581 | aurel32 | case PCIL0_PTM1MS:
|
160 | 825bb581 | aurel32 | pci->ptm[0].ms = value;
|
161 | 825bb581 | aurel32 | break;
|
162 | 825bb581 | aurel32 | case PCIL0_PTM1LA:
|
163 | 825bb581 | aurel32 | pci->ptm[0].la = value;
|
164 | 825bb581 | aurel32 | break;
|
165 | 825bb581 | aurel32 | case PCIL0_PTM2MS:
|
166 | 825bb581 | aurel32 | pci->ptm[1].ms = value;
|
167 | 825bb581 | aurel32 | break;
|
168 | 825bb581 | aurel32 | case PCIL0_PTM2LA:
|
169 | 825bb581 | aurel32 | pci->ptm[1].la = value;
|
170 | 825bb581 | aurel32 | break;
|
171 | 825bb581 | aurel32 | |
172 | 825bb581 | aurel32 | default:
|
173 | 825bb581 | aurel32 | printf("%s: unhandled PCI internal register 0x%lx\n", __func__,
|
174 | 825bb581 | aurel32 | (unsigned long)offset); |
175 | 825bb581 | aurel32 | break;
|
176 | 825bb581 | aurel32 | } |
177 | 825bb581 | aurel32 | } |
178 | 825bb581 | aurel32 | |
179 | da726e5e | Avi Kivity | static uint64_t ppc4xx_pci_reg_read4(void *opaque, target_phys_addr_t offset, |
180 | da726e5e | Avi Kivity | unsigned size)
|
181 | 825bb581 | aurel32 | { |
182 | 825bb581 | aurel32 | struct PPC4xxPCIState *pci = opaque;
|
183 | 825bb581 | aurel32 | uint32_t value; |
184 | 825bb581 | aurel32 | |
185 | 825bb581 | aurel32 | switch (offset) {
|
186 | 825bb581 | aurel32 | case PCIL0_PMM0LA:
|
187 | 825bb581 | aurel32 | value = pci->pmm[0].la;
|
188 | 825bb581 | aurel32 | break;
|
189 | 825bb581 | aurel32 | case PCIL0_PMM0MA:
|
190 | 825bb581 | aurel32 | value = pci->pmm[0].ma;
|
191 | 825bb581 | aurel32 | break;
|
192 | 825bb581 | aurel32 | case PCIL0_PMM0PCIHA:
|
193 | 825bb581 | aurel32 | value = pci->pmm[0].pciha;
|
194 | 825bb581 | aurel32 | break;
|
195 | 825bb581 | aurel32 | case PCIL0_PMM0PCILA:
|
196 | 825bb581 | aurel32 | value = pci->pmm[0].pcila;
|
197 | 825bb581 | aurel32 | break;
|
198 | 825bb581 | aurel32 | |
199 | 825bb581 | aurel32 | case PCIL0_PMM1LA:
|
200 | 825bb581 | aurel32 | value = pci->pmm[1].la;
|
201 | 825bb581 | aurel32 | break;
|
202 | 825bb581 | aurel32 | case PCIL0_PMM1MA:
|
203 | 825bb581 | aurel32 | value = pci->pmm[1].ma;
|
204 | 825bb581 | aurel32 | break;
|
205 | 825bb581 | aurel32 | case PCIL0_PMM1PCIHA:
|
206 | 825bb581 | aurel32 | value = pci->pmm[1].pciha;
|
207 | 825bb581 | aurel32 | break;
|
208 | 825bb581 | aurel32 | case PCIL0_PMM1PCILA:
|
209 | 825bb581 | aurel32 | value = pci->pmm[1].pcila;
|
210 | 825bb581 | aurel32 | break;
|
211 | 825bb581 | aurel32 | |
212 | 825bb581 | aurel32 | case PCIL0_PMM2LA:
|
213 | 825bb581 | aurel32 | value = pci->pmm[2].la;
|
214 | 825bb581 | aurel32 | break;
|
215 | 825bb581 | aurel32 | case PCIL0_PMM2MA:
|
216 | 825bb581 | aurel32 | value = pci->pmm[2].ma;
|
217 | 825bb581 | aurel32 | break;
|
218 | 825bb581 | aurel32 | case PCIL0_PMM2PCIHA:
|
219 | 825bb581 | aurel32 | value = pci->pmm[2].pciha;
|
220 | 825bb581 | aurel32 | break;
|
221 | 825bb581 | aurel32 | case PCIL0_PMM2PCILA:
|
222 | 825bb581 | aurel32 | value = pci->pmm[2].pcila;
|
223 | 825bb581 | aurel32 | break;
|
224 | 825bb581 | aurel32 | |
225 | 825bb581 | aurel32 | case PCIL0_PTM1MS:
|
226 | 825bb581 | aurel32 | value = pci->ptm[0].ms;
|
227 | 825bb581 | aurel32 | break;
|
228 | 825bb581 | aurel32 | case PCIL0_PTM1LA:
|
229 | 825bb581 | aurel32 | value = pci->ptm[0].la;
|
230 | 825bb581 | aurel32 | break;
|
231 | 825bb581 | aurel32 | case PCIL0_PTM2MS:
|
232 | 825bb581 | aurel32 | value = pci->ptm[1].ms;
|
233 | 825bb581 | aurel32 | break;
|
234 | 825bb581 | aurel32 | case PCIL0_PTM2LA:
|
235 | 825bb581 | aurel32 | value = pci->ptm[1].la;
|
236 | 825bb581 | aurel32 | break;
|
237 | 825bb581 | aurel32 | |
238 | 825bb581 | aurel32 | default:
|
239 | 825bb581 | aurel32 | printf("%s: invalid PCI internal register 0x%lx\n", __func__,
|
240 | 825bb581 | aurel32 | (unsigned long)offset); |
241 | 825bb581 | aurel32 | value = 0;
|
242 | 825bb581 | aurel32 | } |
243 | 825bb581 | aurel32 | |
244 | 825bb581 | aurel32 | return value;
|
245 | 825bb581 | aurel32 | } |
246 | 825bb581 | aurel32 | |
247 | da726e5e | Avi Kivity | static const MemoryRegionOps pci_reg_ops = { |
248 | da726e5e | Avi Kivity | .read = ppc4xx_pci_reg_read4, |
249 | da726e5e | Avi Kivity | .write = ppc4xx_pci_reg_write4, |
250 | da726e5e | Avi Kivity | .endianness = DEVICE_LITTLE_ENDIAN, |
251 | 825bb581 | aurel32 | }; |
252 | 825bb581 | aurel32 | |
253 | 825bb581 | aurel32 | static void ppc4xx_pci_reset(void *opaque) |
254 | 825bb581 | aurel32 | { |
255 | 825bb581 | aurel32 | struct PPC4xxPCIState *pci = opaque;
|
256 | 825bb581 | aurel32 | |
257 | 825bb581 | aurel32 | memset(pci->pmm, 0, sizeof(pci->pmm)); |
258 | 825bb581 | aurel32 | memset(pci->ptm, 0, sizeof(pci->ptm)); |
259 | 825bb581 | aurel32 | } |
260 | 825bb581 | aurel32 | |
261 | 825bb581 | aurel32 | /* On Bamboo, all pins from each slot are tied to a single board IRQ. This
|
262 | 825bb581 | aurel32 | * may need further refactoring for other boards. */
|
263 | 825bb581 | aurel32 | static int ppc4xx_pci_map_irq(PCIDevice *pci_dev, int irq_num) |
264 | 825bb581 | aurel32 | { |
265 | 825bb581 | aurel32 | int slot = pci_dev->devfn >> 3; |
266 | 825bb581 | aurel32 | |
267 | 825bb581 | aurel32 | DPRINTF("%s: devfn %x irq %d -> %d\n", __func__,
|
268 | 825bb581 | aurel32 | pci_dev->devfn, irq_num, slot); |
269 | 825bb581 | aurel32 | |
270 | 825bb581 | aurel32 | return slot - 1; |
271 | 825bb581 | aurel32 | } |
272 | 825bb581 | aurel32 | |
273 | 5d4e84c8 | Juan Quintela | static void ppc4xx_pci_set_irq(void *opaque, int irq_num, int level) |
274 | 825bb581 | aurel32 | { |
275 | 5d4e84c8 | Juan Quintela | qemu_irq *pci_irqs = opaque; |
276 | 5d4e84c8 | Juan Quintela | |
277 | 825bb581 | aurel32 | DPRINTF("%s: PCI irq %d\n", __func__, irq_num);
|
278 | 825bb581 | aurel32 | qemu_set_irq(pci_irqs[irq_num], level); |
279 | 825bb581 | aurel32 | } |
280 | 825bb581 | aurel32 | |
281 | b605f222 | Juan Quintela | static const VMStateDescription vmstate_pci_master_map = { |
282 | b605f222 | Juan Quintela | .name = "pci_master_map",
|
283 | b605f222 | Juan Quintela | .version_id = 0,
|
284 | b605f222 | Juan Quintela | .minimum_version_id = 0,
|
285 | b605f222 | Juan Quintela | .minimum_version_id_old = 0,
|
286 | b605f222 | Juan Quintela | .fields = (VMStateField[]) { |
287 | b605f222 | Juan Quintela | VMSTATE_UINT32(la, struct PCIMasterMap),
|
288 | b605f222 | Juan Quintela | VMSTATE_UINT32(ma, struct PCIMasterMap),
|
289 | b605f222 | Juan Quintela | VMSTATE_UINT32(pcila, struct PCIMasterMap),
|
290 | b605f222 | Juan Quintela | VMSTATE_UINT32(pciha, struct PCIMasterMap),
|
291 | b605f222 | Juan Quintela | VMSTATE_END_OF_LIST() |
292 | 825bb581 | aurel32 | } |
293 | b605f222 | Juan Quintela | }; |
294 | 825bb581 | aurel32 | |
295 | b605f222 | Juan Quintela | static const VMStateDescription vmstate_pci_target_map = { |
296 | b605f222 | Juan Quintela | .name = "pci_target_map",
|
297 | b605f222 | Juan Quintela | .version_id = 0,
|
298 | b605f222 | Juan Quintela | .minimum_version_id = 0,
|
299 | b605f222 | Juan Quintela | .minimum_version_id_old = 0,
|
300 | b605f222 | Juan Quintela | .fields = (VMStateField[]) { |
301 | b605f222 | Juan Quintela | VMSTATE_UINT32(ms, struct PCITargetMap),
|
302 | b605f222 | Juan Quintela | VMSTATE_UINT32(la, struct PCITargetMap),
|
303 | b605f222 | Juan Quintela | VMSTATE_END_OF_LIST() |
304 | 825bb581 | aurel32 | } |
305 | b605f222 | Juan Quintela | }; |
306 | 825bb581 | aurel32 | |
307 | b605f222 | Juan Quintela | static const VMStateDescription vmstate_ppc4xx_pci = { |
308 | b605f222 | Juan Quintela | .name = "ppc4xx_pci",
|
309 | b605f222 | Juan Quintela | .version_id = 1,
|
310 | b605f222 | Juan Quintela | .minimum_version_id = 1,
|
311 | b605f222 | Juan Quintela | .minimum_version_id_old = 1,
|
312 | b605f222 | Juan Quintela | .fields = (VMStateField[]) { |
313 | b605f222 | Juan Quintela | VMSTATE_PCI_DEVICE_POINTER(pci_dev, PPC4xxPCIState), |
314 | b605f222 | Juan Quintela | VMSTATE_STRUCT_ARRAY(pmm, PPC4xxPCIState, PPC4xx_PCI_NR_PMMS, 1,
|
315 | b605f222 | Juan Quintela | vmstate_pci_master_map, |
316 | b605f222 | Juan Quintela | struct PCIMasterMap),
|
317 | b605f222 | Juan Quintela | VMSTATE_STRUCT_ARRAY(ptm, PPC4xxPCIState, PPC4xx_PCI_NR_PTMS, 1,
|
318 | b605f222 | Juan Quintela | vmstate_pci_target_map, |
319 | b605f222 | Juan Quintela | struct PCITargetMap),
|
320 | b605f222 | Juan Quintela | VMSTATE_END_OF_LIST() |
321 | 825bb581 | aurel32 | } |
322 | b605f222 | Juan Quintela | }; |
323 | 825bb581 | aurel32 | |
324 | 825bb581 | aurel32 | /* XXX Interrupt acknowledge cycles not supported. */
|
325 | 825bb581 | aurel32 | PCIBus *ppc4xx_pci_init(CPUState *env, qemu_irq pci_irqs[4],
|
326 | c227f099 | Anthony Liguori | target_phys_addr_t config_space, |
327 | c227f099 | Anthony Liguori | target_phys_addr_t int_ack, |
328 | c227f099 | Anthony Liguori | target_phys_addr_t special_cycle, |
329 | c227f099 | Anthony Liguori | target_phys_addr_t registers) |
330 | 825bb581 | aurel32 | { |
331 | 825bb581 | aurel32 | PPC4xxPCIState *controller; |
332 | 825bb581 | aurel32 | static int ppc4xx_pci_id; |
333 | deb54399 | aliguori | uint8_t *pci_conf; |
334 | 825bb581 | aurel32 | |
335 | 7267c094 | Anthony Liguori | controller = g_malloc0(sizeof(PPC4xxPCIState));
|
336 | 825bb581 | aurel32 | |
337 | 02e2da45 | Paul Brook | controller->pci_state.bus = pci_register_bus(NULL, "pci", |
338 | 02e2da45 | Paul Brook | ppc4xx_pci_set_irq, |
339 | 825bb581 | aurel32 | ppc4xx_pci_map_irq, |
340 | 1e39101c | Avi Kivity | pci_irqs, |
341 | 1e39101c | Avi Kivity | get_system_memory(), |
342 | aee97b84 | Avi Kivity | get_system_io(), |
343 | 1e39101c | Avi Kivity | 0, 4); |
344 | 825bb581 | aurel32 | |
345 | 825bb581 | aurel32 | controller->pci_dev = pci_register_device(controller->pci_state.bus, |
346 | 825bb581 | aurel32 | "host bridge", sizeof(PCIDevice), |
347 | 825bb581 | aurel32 | 0, NULL, NULL); |
348 | deb54399 | aliguori | pci_conf = controller->pci_dev->config; |
349 | deb54399 | aliguori | pci_config_set_vendor_id(pci_conf, PCI_VENDOR_ID_IBM); |
350 | a770dc7e | aliguori | pci_config_set_device_id(pci_conf, PCI_DEVICE_ID_IBM_440GX); |
351 | 173a543b | blueswir1 | pci_config_set_class(pci_conf, PCI_CLASS_BRIDGE_OTHER); |
352 | 825bb581 | aurel32 | |
353 | 825bb581 | aurel32 | /* CFGADDR */
|
354 | da726e5e | Avi Kivity | memory_region_init_io(&controller->iomem_addr, &pci4xx_cfgaddr_ops, |
355 | da726e5e | Avi Kivity | controller, "pci.cfgaddr", 4); |
356 | da726e5e | Avi Kivity | memory_region_add_subregion(get_system_memory(), |
357 | da726e5e | Avi Kivity | config_space + PCIC0_CFGADDR, |
358 | da726e5e | Avi Kivity | &controller->iomem_addr); |
359 | 825bb581 | aurel32 | |
360 | 825bb581 | aurel32 | /* CFGDATA */
|
361 | d0ed8076 | Avi Kivity | memory_region_init_io(&controller->pci_state.data_mem, |
362 | d0ed8076 | Avi Kivity | &pci_host_data_be_ops, |
363 | d0ed8076 | Avi Kivity | &controller->pci_state, "pci-conf-data", 4); |
364 | d0ed8076 | Avi Kivity | memory_region_add_subregion(get_system_memory(), |
365 | d0ed8076 | Avi Kivity | config_space + PCIC0_CFGDATA, |
366 | d0ed8076 | Avi Kivity | &controller->pci_state.data_mem); |
367 | 825bb581 | aurel32 | |
368 | 825bb581 | aurel32 | /* Internal registers */
|
369 | da726e5e | Avi Kivity | memory_region_init_io(&controller->iomem_regs, &pci_reg_ops, controller, |
370 | da726e5e | Avi Kivity | "pci.regs", PCI_REG_SIZE);
|
371 | da726e5e | Avi Kivity | memory_region_add_subregion(get_system_memory(), registers, |
372 | da726e5e | Avi Kivity | &controller->iomem_regs); |
373 | 825bb581 | aurel32 | |
374 | a08d4367 | Jan Kiszka | qemu_register_reset(ppc4xx_pci_reset, controller); |
375 | 825bb581 | aurel32 | |
376 | 825bb581 | aurel32 | /* XXX load/save code not tested. */
|
377 | b605f222 | Juan Quintela | vmstate_register(&controller->pci_dev->qdev, ppc4xx_pci_id++, |
378 | b605f222 | Juan Quintela | &vmstate_ppc4xx_pci, controller); |
379 | 825bb581 | aurel32 | |
380 | 825bb581 | aurel32 | return controller->pci_state.bus;
|
381 | 825bb581 | aurel32 | } |