root / hw / pc.c @ beb811bd
History | View | Annotate | Download (24.3 kB)
1 | 80cabfad | bellard | /*
|
---|---|---|---|
2 | 80cabfad | bellard | * QEMU PC System Emulator
|
3 | 80cabfad | bellard | *
|
4 | 80cabfad | bellard | * Copyright (c) 2003-2004 Fabrice Bellard
|
5 | 80cabfad | bellard | *
|
6 | 80cabfad | bellard | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 | 80cabfad | bellard | * of this software and associated documentation files (the "Software"), to deal
|
8 | 80cabfad | bellard | * in the Software without restriction, including without limitation the rights
|
9 | 80cabfad | bellard | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 | 80cabfad | bellard | * copies of the Software, and to permit persons to whom the Software is
|
11 | 80cabfad | bellard | * furnished to do so, subject to the following conditions:
|
12 | 80cabfad | bellard | *
|
13 | 80cabfad | bellard | * The above copyright notice and this permission notice shall be included in
|
14 | 80cabfad | bellard | * all copies or substantial portions of the Software.
|
15 | 80cabfad | bellard | *
|
16 | 80cabfad | bellard | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 | 80cabfad | bellard | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 | 80cabfad | bellard | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 | 80cabfad | bellard | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 | 80cabfad | bellard | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 | 80cabfad | bellard | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 | 80cabfad | bellard | * THE SOFTWARE.
|
23 | 80cabfad | bellard | */
|
24 | 80cabfad | bellard | #include "vl.h" |
25 | 80cabfad | bellard | |
26 | b41a2cd1 | bellard | /* output Bochs bios info messages */
|
27 | b41a2cd1 | bellard | //#define DEBUG_BIOS
|
28 | b41a2cd1 | bellard | |
29 | 80cabfad | bellard | #define BIOS_FILENAME "bios.bin" |
30 | 80cabfad | bellard | #define VGABIOS_FILENAME "vgabios.bin" |
31 | de9258a8 | bellard | #define VGABIOS_CIRRUS_FILENAME "vgabios-cirrus.bin" |
32 | 80cabfad | bellard | #define LINUX_BOOT_FILENAME "linux_boot.bin" |
33 | 80cabfad | bellard | |
34 | 80cabfad | bellard | #define KERNEL_LOAD_ADDR 0x00100000 |
35 | a80274c3 | pbrook | #define MAX_INITRD_LOAD_ADDR 0x38000000 |
36 | 80cabfad | bellard | #define KERNEL_PARAMS_ADDR 0x00090000 |
37 | 80cabfad | bellard | #define KERNEL_CMDLINE_ADDR 0x00099000 |
38 | a80274c3 | pbrook | /* Leave a chunk of memory at the top of RAM for the BIOS ACPI tables. */
|
39 | a80274c3 | pbrook | #define ACPI_DATA_SIZE 0x10000 |
40 | 80cabfad | bellard | |
41 | baca51fa | bellard | static fdctrl_t *floppy_controller;
|
42 | b0a21b53 | bellard | static RTCState *rtc_state;
|
43 | ec844b96 | bellard | static PITState *pit;
|
44 | d592d303 | bellard | static IOAPICState *ioapic;
|
45 | a5954d5c | bellard | static PCIDevice *i440fx_state;
|
46 | 80cabfad | bellard | |
47 | b41a2cd1 | bellard | static void ioport80_write(void *opaque, uint32_t addr, uint32_t data) |
48 | 80cabfad | bellard | { |
49 | 80cabfad | bellard | } |
50 | 80cabfad | bellard | |
51 | f929aad6 | bellard | /* MSDOS compatibility mode FPU exception support */
|
52 | f929aad6 | bellard | /* XXX: add IGNNE support */
|
53 | f929aad6 | bellard | void cpu_set_ferr(CPUX86State *s)
|
54 | f929aad6 | bellard | { |
55 | f929aad6 | bellard | pic_set_irq(13, 1); |
56 | f929aad6 | bellard | } |
57 | f929aad6 | bellard | |
58 | f929aad6 | bellard | static void ioportF0_write(void *opaque, uint32_t addr, uint32_t data) |
59 | f929aad6 | bellard | { |
60 | f929aad6 | bellard | pic_set_irq(13, 0); |
61 | f929aad6 | bellard | } |
62 | f929aad6 | bellard | |
63 | 28ab0e2e | bellard | /* TSC handling */
|
64 | 28ab0e2e | bellard | uint64_t cpu_get_tsc(CPUX86State *env) |
65 | 28ab0e2e | bellard | { |
66 | 1dce7c3c | bellard | /* Note: when using kqemu, it is more logical to return the host TSC
|
67 | 1dce7c3c | bellard | because kqemu does not trap the RDTSC instruction for
|
68 | 1dce7c3c | bellard | performance reasons */
|
69 | 1dce7c3c | bellard | #if USE_KQEMU
|
70 | 1dce7c3c | bellard | if (env->kqemu_enabled) {
|
71 | 1dce7c3c | bellard | return cpu_get_real_ticks();
|
72 | 1dce7c3c | bellard | } else
|
73 | 1dce7c3c | bellard | #endif
|
74 | 1dce7c3c | bellard | { |
75 | 1dce7c3c | bellard | return cpu_get_ticks();
|
76 | 1dce7c3c | bellard | } |
77 | 28ab0e2e | bellard | } |
78 | 28ab0e2e | bellard | |
79 | a5954d5c | bellard | /* SMM support */
|
80 | a5954d5c | bellard | void cpu_smm_update(CPUState *env)
|
81 | a5954d5c | bellard | { |
82 | a5954d5c | bellard | if (i440fx_state && env == first_cpu)
|
83 | a5954d5c | bellard | i440fx_set_smm(i440fx_state, (env->hflags >> HF_SMM_SHIFT) & 1);
|
84 | a5954d5c | bellard | } |
85 | a5954d5c | bellard | |
86 | a5954d5c | bellard | |
87 | 3de388f6 | bellard | /* IRQ handling */
|
88 | 3de388f6 | bellard | int cpu_get_pic_interrupt(CPUState *env)
|
89 | 3de388f6 | bellard | { |
90 | 3de388f6 | bellard | int intno;
|
91 | 3de388f6 | bellard | |
92 | 3de388f6 | bellard | intno = apic_get_interrupt(env); |
93 | 3de388f6 | bellard | if (intno >= 0) { |
94 | 3de388f6 | bellard | /* set irq request if a PIC irq is still pending */
|
95 | 3de388f6 | bellard | /* XXX: improve that */
|
96 | 3de388f6 | bellard | pic_update_irq(isa_pic); |
97 | 3de388f6 | bellard | return intno;
|
98 | 3de388f6 | bellard | } |
99 | 3de388f6 | bellard | /* read the irq from the PIC */
|
100 | 3de388f6 | bellard | intno = pic_read_irq(isa_pic); |
101 | 3de388f6 | bellard | return intno;
|
102 | 3de388f6 | bellard | } |
103 | 3de388f6 | bellard | |
104 | 3de388f6 | bellard | static void pic_irq_request(void *opaque, int level) |
105 | 3de388f6 | bellard | { |
106 | 59b8ad81 | bellard | CPUState *env = opaque; |
107 | 3de388f6 | bellard | if (level)
|
108 | 59b8ad81 | bellard | cpu_interrupt(env, CPU_INTERRUPT_HARD); |
109 | 3de388f6 | bellard | else
|
110 | 59b8ad81 | bellard | cpu_reset_interrupt(env, CPU_INTERRUPT_HARD); |
111 | 3de388f6 | bellard | } |
112 | 3de388f6 | bellard | |
113 | b0a21b53 | bellard | /* PC cmos mappings */
|
114 | b0a21b53 | bellard | |
115 | 80cabfad | bellard | #define REG_EQUIPMENT_BYTE 0x14 |
116 | 80cabfad | bellard | |
117 | 777428f2 | bellard | static int cmos_get_fd_drive_type(int fd0) |
118 | 777428f2 | bellard | { |
119 | 777428f2 | bellard | int val;
|
120 | 777428f2 | bellard | |
121 | 777428f2 | bellard | switch (fd0) {
|
122 | 777428f2 | bellard | case 0: |
123 | 777428f2 | bellard | /* 1.44 Mb 3"5 drive */
|
124 | 777428f2 | bellard | val = 4;
|
125 | 777428f2 | bellard | break;
|
126 | 777428f2 | bellard | case 1: |
127 | 777428f2 | bellard | /* 2.88 Mb 3"5 drive */
|
128 | 777428f2 | bellard | val = 5;
|
129 | 777428f2 | bellard | break;
|
130 | 777428f2 | bellard | case 2: |
131 | 777428f2 | bellard | /* 1.2 Mb 5"5 drive */
|
132 | 777428f2 | bellard | val = 2;
|
133 | 777428f2 | bellard | break;
|
134 | 777428f2 | bellard | default:
|
135 | 777428f2 | bellard | val = 0;
|
136 | 777428f2 | bellard | break;
|
137 | 777428f2 | bellard | } |
138 | 777428f2 | bellard | return val;
|
139 | 777428f2 | bellard | } |
140 | 777428f2 | bellard | |
141 | ba6c2377 | bellard | static void cmos_init_hd(int type_ofs, int info_ofs, BlockDriverState *hd) |
142 | ba6c2377 | bellard | { |
143 | ba6c2377 | bellard | RTCState *s = rtc_state; |
144 | ba6c2377 | bellard | int cylinders, heads, sectors;
|
145 | ba6c2377 | bellard | bdrv_get_geometry_hint(hd, &cylinders, &heads, §ors); |
146 | ba6c2377 | bellard | rtc_set_memory(s, type_ofs, 47);
|
147 | ba6c2377 | bellard | rtc_set_memory(s, info_ofs, cylinders); |
148 | ba6c2377 | bellard | rtc_set_memory(s, info_ofs + 1, cylinders >> 8); |
149 | ba6c2377 | bellard | rtc_set_memory(s, info_ofs + 2, heads);
|
150 | ba6c2377 | bellard | rtc_set_memory(s, info_ofs + 3, 0xff); |
151 | ba6c2377 | bellard | rtc_set_memory(s, info_ofs + 4, 0xff); |
152 | ba6c2377 | bellard | rtc_set_memory(s, info_ofs + 5, 0xc0 | ((heads > 8) << 3)); |
153 | ba6c2377 | bellard | rtc_set_memory(s, info_ofs + 6, cylinders);
|
154 | ba6c2377 | bellard | rtc_set_memory(s, info_ofs + 7, cylinders >> 8); |
155 | ba6c2377 | bellard | rtc_set_memory(s, info_ofs + 8, sectors);
|
156 | ba6c2377 | bellard | } |
157 | ba6c2377 | bellard | |
158 | ba6c2377 | bellard | /* hd_table must contain 4 block drivers */
|
159 | ba6c2377 | bellard | static void cmos_init(int ram_size, int boot_device, BlockDriverState **hd_table) |
160 | 80cabfad | bellard | { |
161 | b0a21b53 | bellard | RTCState *s = rtc_state; |
162 | 80cabfad | bellard | int val;
|
163 | b41a2cd1 | bellard | int fd0, fd1, nb;
|
164 | ba6c2377 | bellard | int i;
|
165 | b0a21b53 | bellard | |
166 | b0a21b53 | bellard | /* various important CMOS locations needed by PC/Bochs bios */
|
167 | 80cabfad | bellard | |
168 | 80cabfad | bellard | /* memory size */
|
169 | 333190eb | bellard | val = 640; /* base memory in K */ |
170 | 333190eb | bellard | rtc_set_memory(s, 0x15, val);
|
171 | 333190eb | bellard | rtc_set_memory(s, 0x16, val >> 8); |
172 | 333190eb | bellard | |
173 | 80cabfad | bellard | val = (ram_size / 1024) - 1024; |
174 | 80cabfad | bellard | if (val > 65535) |
175 | 80cabfad | bellard | val = 65535;
|
176 | b0a21b53 | bellard | rtc_set_memory(s, 0x17, val);
|
177 | b0a21b53 | bellard | rtc_set_memory(s, 0x18, val >> 8); |
178 | b0a21b53 | bellard | rtc_set_memory(s, 0x30, val);
|
179 | b0a21b53 | bellard | rtc_set_memory(s, 0x31, val >> 8); |
180 | 80cabfad | bellard | |
181 | 9da98861 | bellard | if (ram_size > (16 * 1024 * 1024)) |
182 | 9da98861 | bellard | val = (ram_size / 65536) - ((16 * 1024 * 1024) / 65536); |
183 | 9da98861 | bellard | else
|
184 | 9da98861 | bellard | val = 0;
|
185 | 80cabfad | bellard | if (val > 65535) |
186 | 80cabfad | bellard | val = 65535;
|
187 | b0a21b53 | bellard | rtc_set_memory(s, 0x34, val);
|
188 | b0a21b53 | bellard | rtc_set_memory(s, 0x35, val >> 8); |
189 | 80cabfad | bellard | |
190 | 80cabfad | bellard | switch(boot_device) {
|
191 | 80cabfad | bellard | case 'a': |
192 | 80cabfad | bellard | case 'b': |
193 | b0a21b53 | bellard | rtc_set_memory(s, 0x3d, 0x01); /* floppy boot */ |
194 | 52ca8d6a | bellard | if (!fd_bootchk)
|
195 | 52ca8d6a | bellard | rtc_set_memory(s, 0x38, 0x01); /* disable signature check */ |
196 | 80cabfad | bellard | break;
|
197 | 80cabfad | bellard | default:
|
198 | 80cabfad | bellard | case 'c': |
199 | b0a21b53 | bellard | rtc_set_memory(s, 0x3d, 0x02); /* hard drive boot */ |
200 | 80cabfad | bellard | break;
|
201 | 80cabfad | bellard | case 'd': |
202 | b0a21b53 | bellard | rtc_set_memory(s, 0x3d, 0x03); /* CD-ROM boot */ |
203 | 80cabfad | bellard | break;
|
204 | 80cabfad | bellard | } |
205 | 80cabfad | bellard | |
206 | b41a2cd1 | bellard | /* floppy type */
|
207 | b41a2cd1 | bellard | |
208 | baca51fa | bellard | fd0 = fdctrl_get_drive_type(floppy_controller, 0);
|
209 | baca51fa | bellard | fd1 = fdctrl_get_drive_type(floppy_controller, 1);
|
210 | 80cabfad | bellard | |
211 | 777428f2 | bellard | val = (cmos_get_fd_drive_type(fd0) << 4) | cmos_get_fd_drive_type(fd1);
|
212 | b0a21b53 | bellard | rtc_set_memory(s, 0x10, val);
|
213 | b0a21b53 | bellard | |
214 | b0a21b53 | bellard | val = 0;
|
215 | b41a2cd1 | bellard | nb = 0;
|
216 | 80cabfad | bellard | if (fd0 < 3) |
217 | 80cabfad | bellard | nb++; |
218 | 80cabfad | bellard | if (fd1 < 3) |
219 | 80cabfad | bellard | nb++; |
220 | 80cabfad | bellard | switch (nb) {
|
221 | 80cabfad | bellard | case 0: |
222 | 80cabfad | bellard | break;
|
223 | 80cabfad | bellard | case 1: |
224 | b0a21b53 | bellard | val |= 0x01; /* 1 drive, ready for boot */ |
225 | 80cabfad | bellard | break;
|
226 | 80cabfad | bellard | case 2: |
227 | b0a21b53 | bellard | val |= 0x41; /* 2 drives, ready for boot */ |
228 | 80cabfad | bellard | break;
|
229 | 80cabfad | bellard | } |
230 | b0a21b53 | bellard | val |= 0x02; /* FPU is there */ |
231 | b0a21b53 | bellard | val |= 0x04; /* PS/2 mouse installed */ |
232 | b0a21b53 | bellard | rtc_set_memory(s, REG_EQUIPMENT_BYTE, val); |
233 | b0a21b53 | bellard | |
234 | ba6c2377 | bellard | /* hard drives */
|
235 | ba6c2377 | bellard | |
236 | ba6c2377 | bellard | rtc_set_memory(s, 0x12, (hd_table[0] ? 0xf0 : 0) | (hd_table[1] ? 0x0f : 0)); |
237 | ba6c2377 | bellard | if (hd_table[0]) |
238 | ba6c2377 | bellard | cmos_init_hd(0x19, 0x1b, hd_table[0]); |
239 | ba6c2377 | bellard | if (hd_table[1]) |
240 | ba6c2377 | bellard | cmos_init_hd(0x1a, 0x24, hd_table[1]); |
241 | ba6c2377 | bellard | |
242 | ba6c2377 | bellard | val = 0;
|
243 | 40b6ecc6 | bellard | for (i = 0; i < 4; i++) { |
244 | ba6c2377 | bellard | if (hd_table[i]) {
|
245 | 46d4767d | bellard | int cylinders, heads, sectors, translation;
|
246 | 46d4767d | bellard | /* NOTE: bdrv_get_geometry_hint() returns the physical
|
247 | 46d4767d | bellard | geometry. It is always such that: 1 <= sects <= 63, 1
|
248 | 46d4767d | bellard | <= heads <= 16, 1 <= cylinders <= 16383. The BIOS
|
249 | 46d4767d | bellard | geometry can be different if a translation is done. */
|
250 | 46d4767d | bellard | translation = bdrv_get_translation_hint(hd_table[i]); |
251 | 46d4767d | bellard | if (translation == BIOS_ATA_TRANSLATION_AUTO) {
|
252 | 46d4767d | bellard | bdrv_get_geometry_hint(hd_table[i], &cylinders, &heads, §ors); |
253 | 46d4767d | bellard | if (cylinders <= 1024 && heads <= 16 && sectors <= 63) { |
254 | 46d4767d | bellard | /* No translation. */
|
255 | 46d4767d | bellard | translation = 0;
|
256 | 46d4767d | bellard | } else {
|
257 | 46d4767d | bellard | /* LBA translation. */
|
258 | 46d4767d | bellard | translation = 1;
|
259 | 46d4767d | bellard | } |
260 | 40b6ecc6 | bellard | } else {
|
261 | 46d4767d | bellard | translation--; |
262 | ba6c2377 | bellard | } |
263 | ba6c2377 | bellard | val |= translation << (i * 2);
|
264 | ba6c2377 | bellard | } |
265 | 40b6ecc6 | bellard | } |
266 | ba6c2377 | bellard | rtc_set_memory(s, 0x39, val);
|
267 | 80cabfad | bellard | } |
268 | 80cabfad | bellard | |
269 | 59b8ad81 | bellard | void ioport_set_a20(int enable) |
270 | 59b8ad81 | bellard | { |
271 | 59b8ad81 | bellard | /* XXX: send to all CPUs ? */
|
272 | 59b8ad81 | bellard | cpu_x86_set_a20(first_cpu, enable); |
273 | 59b8ad81 | bellard | } |
274 | 59b8ad81 | bellard | |
275 | 59b8ad81 | bellard | int ioport_get_a20(void) |
276 | 59b8ad81 | bellard | { |
277 | 59b8ad81 | bellard | return ((first_cpu->a20_mask >> 20) & 1); |
278 | 59b8ad81 | bellard | } |
279 | 59b8ad81 | bellard | |
280 | e1a23744 | bellard | static void ioport92_write(void *opaque, uint32_t addr, uint32_t val) |
281 | e1a23744 | bellard | { |
282 | 59b8ad81 | bellard | ioport_set_a20((val >> 1) & 1); |
283 | e1a23744 | bellard | /* XXX: bit 0 is fast reset */
|
284 | e1a23744 | bellard | } |
285 | e1a23744 | bellard | |
286 | e1a23744 | bellard | static uint32_t ioport92_read(void *opaque, uint32_t addr) |
287 | e1a23744 | bellard | { |
288 | 59b8ad81 | bellard | return ioport_get_a20() << 1; |
289 | e1a23744 | bellard | } |
290 | e1a23744 | bellard | |
291 | 80cabfad | bellard | /***********************************************************/
|
292 | 80cabfad | bellard | /* Bochs BIOS debug ports */
|
293 | 80cabfad | bellard | |
294 | b41a2cd1 | bellard | void bochs_bios_write(void *opaque, uint32_t addr, uint32_t val) |
295 | 80cabfad | bellard | { |
296 | a2f659ee | bellard | static const char shutdown_str[8] = "Shutdown"; |
297 | a2f659ee | bellard | static int shutdown_index = 0; |
298 | a2f659ee | bellard | |
299 | 80cabfad | bellard | switch(addr) {
|
300 | 80cabfad | bellard | /* Bochs BIOS messages */
|
301 | 80cabfad | bellard | case 0x400: |
302 | 80cabfad | bellard | case 0x401: |
303 | 80cabfad | bellard | fprintf(stderr, "BIOS panic at rombios.c, line %d\n", val);
|
304 | 80cabfad | bellard | exit(1);
|
305 | 80cabfad | bellard | case 0x402: |
306 | 80cabfad | bellard | case 0x403: |
307 | 80cabfad | bellard | #ifdef DEBUG_BIOS
|
308 | 80cabfad | bellard | fprintf(stderr, "%c", val);
|
309 | 80cabfad | bellard | #endif
|
310 | 80cabfad | bellard | break;
|
311 | a2f659ee | bellard | case 0x8900: |
312 | a2f659ee | bellard | /* same as Bochs power off */
|
313 | a2f659ee | bellard | if (val == shutdown_str[shutdown_index]) {
|
314 | a2f659ee | bellard | shutdown_index++; |
315 | a2f659ee | bellard | if (shutdown_index == 8) { |
316 | a2f659ee | bellard | shutdown_index = 0;
|
317 | a2f659ee | bellard | qemu_system_shutdown_request(); |
318 | a2f659ee | bellard | } |
319 | a2f659ee | bellard | } else {
|
320 | a2f659ee | bellard | shutdown_index = 0;
|
321 | a2f659ee | bellard | } |
322 | a2f659ee | bellard | break;
|
323 | 80cabfad | bellard | |
324 | 80cabfad | bellard | /* LGPL'ed VGA BIOS messages */
|
325 | 80cabfad | bellard | case 0x501: |
326 | 80cabfad | bellard | case 0x502: |
327 | 80cabfad | bellard | fprintf(stderr, "VGA BIOS panic, line %d\n", val);
|
328 | 80cabfad | bellard | exit(1);
|
329 | 80cabfad | bellard | case 0x500: |
330 | 80cabfad | bellard | case 0x503: |
331 | 80cabfad | bellard | #ifdef DEBUG_BIOS
|
332 | 80cabfad | bellard | fprintf(stderr, "%c", val);
|
333 | 80cabfad | bellard | #endif
|
334 | 80cabfad | bellard | break;
|
335 | 80cabfad | bellard | } |
336 | 80cabfad | bellard | } |
337 | 80cabfad | bellard | |
338 | 80cabfad | bellard | void bochs_bios_init(void) |
339 | 80cabfad | bellard | { |
340 | b41a2cd1 | bellard | register_ioport_write(0x400, 1, 2, bochs_bios_write, NULL); |
341 | b41a2cd1 | bellard | register_ioport_write(0x401, 1, 2, bochs_bios_write, NULL); |
342 | b41a2cd1 | bellard | register_ioport_write(0x402, 1, 1, bochs_bios_write, NULL); |
343 | b41a2cd1 | bellard | register_ioport_write(0x403, 1, 1, bochs_bios_write, NULL); |
344 | a2f659ee | bellard | register_ioport_write(0x8900, 1, 1, bochs_bios_write, NULL); |
345 | b41a2cd1 | bellard | |
346 | b41a2cd1 | bellard | register_ioport_write(0x501, 1, 2, bochs_bios_write, NULL); |
347 | b41a2cd1 | bellard | register_ioport_write(0x502, 1, 2, bochs_bios_write, NULL); |
348 | b41a2cd1 | bellard | register_ioport_write(0x500, 1, 1, bochs_bios_write, NULL); |
349 | b41a2cd1 | bellard | register_ioport_write(0x503, 1, 1, bochs_bios_write, NULL); |
350 | 80cabfad | bellard | } |
351 | 80cabfad | bellard | |
352 | 80cabfad | bellard | |
353 | 80cabfad | bellard | int load_kernel(const char *filename, uint8_t *addr, |
354 | 80cabfad | bellard | uint8_t *real_addr) |
355 | 80cabfad | bellard | { |
356 | 80cabfad | bellard | int fd, size;
|
357 | 80cabfad | bellard | int setup_sects;
|
358 | 80cabfad | bellard | |
359 | 096b7ea4 | bellard | fd = open(filename, O_RDONLY | O_BINARY); |
360 | 80cabfad | bellard | if (fd < 0) |
361 | 80cabfad | bellard | return -1; |
362 | 80cabfad | bellard | |
363 | 80cabfad | bellard | /* load 16 bit code */
|
364 | 80cabfad | bellard | if (read(fd, real_addr, 512) != 512) |
365 | 80cabfad | bellard | goto fail;
|
366 | 80cabfad | bellard | setup_sects = real_addr[0x1F1];
|
367 | 80cabfad | bellard | if (!setup_sects)
|
368 | 80cabfad | bellard | setup_sects = 4;
|
369 | 80cabfad | bellard | if (read(fd, real_addr + 512, setup_sects * 512) != |
370 | 80cabfad | bellard | setup_sects * 512)
|
371 | 80cabfad | bellard | goto fail;
|
372 | 80cabfad | bellard | |
373 | 80cabfad | bellard | /* load 32 bit code */
|
374 | 80cabfad | bellard | size = read(fd, addr, 16 * 1024 * 1024); |
375 | 80cabfad | bellard | if (size < 0) |
376 | 80cabfad | bellard | goto fail;
|
377 | 80cabfad | bellard | close(fd); |
378 | 80cabfad | bellard | return size;
|
379 | 80cabfad | bellard | fail:
|
380 | 80cabfad | bellard | close(fd); |
381 | 80cabfad | bellard | return -1; |
382 | 80cabfad | bellard | } |
383 | 80cabfad | bellard | |
384 | 59b8ad81 | bellard | static void main_cpu_reset(void *opaque) |
385 | 59b8ad81 | bellard | { |
386 | 59b8ad81 | bellard | CPUState *env = opaque; |
387 | 59b8ad81 | bellard | cpu_reset(env); |
388 | 59b8ad81 | bellard | } |
389 | 59b8ad81 | bellard | |
390 | b41a2cd1 | bellard | static const int ide_iobase[2] = { 0x1f0, 0x170 }; |
391 | b41a2cd1 | bellard | static const int ide_iobase2[2] = { 0x3f6, 0x376 }; |
392 | b41a2cd1 | bellard | static const int ide_irq[2] = { 14, 15 }; |
393 | b41a2cd1 | bellard | |
394 | b41a2cd1 | bellard | #define NE2000_NB_MAX 6 |
395 | b41a2cd1 | bellard | |
396 | 8d11df9e | bellard | static int ne2000_io[NE2000_NB_MAX] = { 0x300, 0x320, 0x340, 0x360, 0x280, 0x380 }; |
397 | b41a2cd1 | bellard | static int ne2000_irq[NE2000_NB_MAX] = { 9, 10, 11, 3, 4, 5 }; |
398 | b41a2cd1 | bellard | |
399 | 8d11df9e | bellard | static int serial_io[MAX_SERIAL_PORTS] = { 0x3f8, 0x2f8, 0x3e8, 0x2e8 }; |
400 | 8d11df9e | bellard | static int serial_irq[MAX_SERIAL_PORTS] = { 4, 3, 4, 3 }; |
401 | 8d11df9e | bellard | |
402 | 6508fe59 | bellard | static int parallel_io[MAX_PARALLEL_PORTS] = { 0x378, 0x278, 0x3bc }; |
403 | 6508fe59 | bellard | static int parallel_irq[MAX_PARALLEL_PORTS] = { 7, 7, 7 }; |
404 | 6508fe59 | bellard | |
405 | 6a36d84e | bellard | #ifdef HAS_AUDIO
|
406 | 6a36d84e | bellard | static void audio_init (PCIBus *pci_bus) |
407 | 6a36d84e | bellard | { |
408 | 6a36d84e | bellard | struct soundhw *c;
|
409 | 6a36d84e | bellard | int audio_enabled = 0; |
410 | 6a36d84e | bellard | |
411 | 6a36d84e | bellard | for (c = soundhw; !audio_enabled && c->name; ++c) {
|
412 | 6a36d84e | bellard | audio_enabled = c->enabled; |
413 | 6a36d84e | bellard | } |
414 | 6a36d84e | bellard | |
415 | 6a36d84e | bellard | if (audio_enabled) {
|
416 | 6a36d84e | bellard | AudioState *s; |
417 | 6a36d84e | bellard | |
418 | 6a36d84e | bellard | s = AUD_init (); |
419 | 6a36d84e | bellard | if (s) {
|
420 | 6a36d84e | bellard | for (c = soundhw; c->name; ++c) {
|
421 | 6a36d84e | bellard | if (c->enabled) {
|
422 | 6a36d84e | bellard | if (c->isa) {
|
423 | 6a36d84e | bellard | c->init.init_isa (s); |
424 | 6a36d84e | bellard | } |
425 | 6a36d84e | bellard | else {
|
426 | 6a36d84e | bellard | if (pci_bus) {
|
427 | 6a36d84e | bellard | c->init.init_pci (pci_bus, s); |
428 | 6a36d84e | bellard | } |
429 | 6a36d84e | bellard | } |
430 | 6a36d84e | bellard | } |
431 | 6a36d84e | bellard | } |
432 | 6a36d84e | bellard | } |
433 | 6a36d84e | bellard | } |
434 | 6a36d84e | bellard | } |
435 | 6a36d84e | bellard | #endif
|
436 | 6a36d84e | bellard | |
437 | a41b2ff2 | pbrook | static void pc_init_ne2k_isa(NICInfo *nd) |
438 | a41b2ff2 | pbrook | { |
439 | a41b2ff2 | pbrook | static int nb_ne2k = 0; |
440 | a41b2ff2 | pbrook | |
441 | a41b2ff2 | pbrook | if (nb_ne2k == NE2000_NB_MAX)
|
442 | a41b2ff2 | pbrook | return;
|
443 | a41b2ff2 | pbrook | isa_ne2000_init(ne2000_io[nb_ne2k], ne2000_irq[nb_ne2k], nd); |
444 | a41b2ff2 | pbrook | nb_ne2k++; |
445 | a41b2ff2 | pbrook | } |
446 | a41b2ff2 | pbrook | |
447 | 80cabfad | bellard | /* PC hardware initialisation */
|
448 | b5ff2d6e | bellard | static void pc_init1(int ram_size, int vga_ram_size, int boot_device, |
449 | b5ff2d6e | bellard | DisplayState *ds, const char **fd_filename, int snapshot, |
450 | b5ff2d6e | bellard | const char *kernel_filename, const char *kernel_cmdline, |
451 | 3dbbdc25 | bellard | const char *initrd_filename, |
452 | 3dbbdc25 | bellard | int pci_enabled)
|
453 | 80cabfad | bellard | { |
454 | 80cabfad | bellard | char buf[1024]; |
455 | a41b2ff2 | pbrook | int ret, linux_boot, initrd_size, i;
|
456 | 970ac5a3 | bellard | ram_addr_t ram_addr, vga_ram_addr, bios_offset, vga_bios_offset; |
457 | a80274c3 | pbrook | ram_addr_t initrd_offset; |
458 | 970ac5a3 | bellard | int bios_size, isa_bios_size, vga_bios_size;
|
459 | 46e50e9d | bellard | PCIBus *pci_bus; |
460 | 5c3ff3a7 | pbrook | int piix3_devfn = -1; |
461 | 59b8ad81 | bellard | CPUState *env; |
462 | a41b2ff2 | pbrook | NICInfo *nd; |
463 | d592d303 | bellard | |
464 | 80cabfad | bellard | linux_boot = (kernel_filename != NULL);
|
465 | 80cabfad | bellard | |
466 | 59b8ad81 | bellard | /* init CPUs */
|
467 | 59b8ad81 | bellard | for(i = 0; i < smp_cpus; i++) { |
468 | 59b8ad81 | bellard | env = cpu_init(); |
469 | 59b8ad81 | bellard | if (i != 0) |
470 | ad49ff9d | bellard | env->hflags |= HF_HALTED_MASK; |
471 | 59b8ad81 | bellard | if (smp_cpus > 1) { |
472 | 59b8ad81 | bellard | /* XXX: enable it in all cases */
|
473 | 59b8ad81 | bellard | env->cpuid_features |= CPUID_APIC; |
474 | 59b8ad81 | bellard | } |
475 | a5954d5c | bellard | register_savevm("cpu", i, 4, cpu_save, cpu_load, env); |
476 | 59b8ad81 | bellard | qemu_register_reset(main_cpu_reset, env); |
477 | 59b8ad81 | bellard | if (pci_enabled) {
|
478 | 59b8ad81 | bellard | apic_init(env); |
479 | 59b8ad81 | bellard | } |
480 | 59b8ad81 | bellard | } |
481 | 59b8ad81 | bellard | |
482 | 80cabfad | bellard | /* allocate RAM */
|
483 | 970ac5a3 | bellard | ram_addr = qemu_ram_alloc(ram_size); |
484 | 970ac5a3 | bellard | cpu_register_physical_memory(0, ram_size, ram_addr);
|
485 | 80cabfad | bellard | |
486 | 970ac5a3 | bellard | /* allocate VGA RAM */
|
487 | 970ac5a3 | bellard | vga_ram_addr = qemu_ram_alloc(vga_ram_size); |
488 | 7587cf44 | bellard | |
489 | 970ac5a3 | bellard | /* BIOS load */
|
490 | 80cabfad | bellard | snprintf(buf, sizeof(buf), "%s/%s", bios_dir, BIOS_FILENAME); |
491 | 7587cf44 | bellard | bios_size = get_image_size(buf); |
492 | 7587cf44 | bellard | if (bios_size <= 0 || |
493 | 970ac5a3 | bellard | (bios_size % 65536) != 0) { |
494 | 7587cf44 | bellard | goto bios_error;
|
495 | 7587cf44 | bellard | } |
496 | 970ac5a3 | bellard | bios_offset = qemu_ram_alloc(bios_size); |
497 | 7587cf44 | bellard | ret = load_image(buf, phys_ram_base + bios_offset); |
498 | 7587cf44 | bellard | if (ret != bios_size) {
|
499 | 7587cf44 | bellard | bios_error:
|
500 | 970ac5a3 | bellard | fprintf(stderr, "qemu: could not load PC BIOS '%s'\n", buf);
|
501 | 80cabfad | bellard | exit(1);
|
502 | 80cabfad | bellard | } |
503 | 7587cf44 | bellard | |
504 | 80cabfad | bellard | /* VGA BIOS load */
|
505 | de9258a8 | bellard | if (cirrus_vga_enabled) {
|
506 | de9258a8 | bellard | snprintf(buf, sizeof(buf), "%s/%s", bios_dir, VGABIOS_CIRRUS_FILENAME); |
507 | de9258a8 | bellard | } else {
|
508 | de9258a8 | bellard | snprintf(buf, sizeof(buf), "%s/%s", bios_dir, VGABIOS_FILENAME); |
509 | de9258a8 | bellard | } |
510 | 970ac5a3 | bellard | vga_bios_size = get_image_size(buf); |
511 | 970ac5a3 | bellard | if (vga_bios_size <= 0 || vga_bios_size > 65536) |
512 | 970ac5a3 | bellard | goto vga_bios_error;
|
513 | 970ac5a3 | bellard | vga_bios_offset = qemu_ram_alloc(65536);
|
514 | 970ac5a3 | bellard | |
515 | 7587cf44 | bellard | ret = load_image(buf, phys_ram_base + vga_bios_offset); |
516 | 970ac5a3 | bellard | if (ret != vga_bios_size) {
|
517 | 970ac5a3 | bellard | vga_bios_error:
|
518 | 970ac5a3 | bellard | fprintf(stderr, "qemu: could not load VGA BIOS '%s'\n", buf);
|
519 | 970ac5a3 | bellard | exit(1);
|
520 | 970ac5a3 | bellard | } |
521 | 970ac5a3 | bellard | |
522 | 80cabfad | bellard | /* setup basic memory access */
|
523 | 7587cf44 | bellard | cpu_register_physical_memory(0xc0000, 0x10000, |
524 | 7587cf44 | bellard | vga_bios_offset | IO_MEM_ROM); |
525 | 7587cf44 | bellard | |
526 | 7587cf44 | bellard | /* map the last 128KB of the BIOS in ISA space */
|
527 | 7587cf44 | bellard | isa_bios_size = bios_size; |
528 | 7587cf44 | bellard | if (isa_bios_size > (128 * 1024)) |
529 | 7587cf44 | bellard | isa_bios_size = 128 * 1024; |
530 | 7587cf44 | bellard | cpu_register_physical_memory(0xd0000, (192 * 1024) - isa_bios_size, |
531 | 7587cf44 | bellard | IO_MEM_UNASSIGNED); |
532 | 7587cf44 | bellard | cpu_register_physical_memory(0x100000 - isa_bios_size,
|
533 | 7587cf44 | bellard | isa_bios_size, |
534 | 7587cf44 | bellard | (bios_offset + bios_size - isa_bios_size) | IO_MEM_ROM); |
535 | 9ae02555 | ths | |
536 | 970ac5a3 | bellard | { |
537 | 970ac5a3 | bellard | ram_addr_t option_rom_offset; |
538 | 970ac5a3 | bellard | int size, offset;
|
539 | 970ac5a3 | bellard | |
540 | 970ac5a3 | bellard | offset = 0;
|
541 | 970ac5a3 | bellard | for (i = 0; i < nb_option_roms; i++) { |
542 | 970ac5a3 | bellard | size = get_image_size(option_rom[i]); |
543 | 970ac5a3 | bellard | if (size < 0) { |
544 | 970ac5a3 | bellard | fprintf(stderr, "Could not load option rom '%s'\n",
|
545 | 970ac5a3 | bellard | option_rom[i]); |
546 | 970ac5a3 | bellard | exit(1);
|
547 | 970ac5a3 | bellard | } |
548 | 970ac5a3 | bellard | if (size > (0x10000 - offset)) |
549 | 970ac5a3 | bellard | goto option_rom_error;
|
550 | 970ac5a3 | bellard | option_rom_offset = qemu_ram_alloc(size); |
551 | 970ac5a3 | bellard | ret = load_image(option_rom[i], phys_ram_base + option_rom_offset); |
552 | 970ac5a3 | bellard | if (ret != size) {
|
553 | 970ac5a3 | bellard | option_rom_error:
|
554 | 970ac5a3 | bellard | fprintf(stderr, "Too many option ROMS\n");
|
555 | 970ac5a3 | bellard | exit(1);
|
556 | 970ac5a3 | bellard | } |
557 | 970ac5a3 | bellard | size = (size + 4095) & ~4095; |
558 | 970ac5a3 | bellard | cpu_register_physical_memory(0xd0000 + offset,
|
559 | 970ac5a3 | bellard | size, option_rom_offset | IO_MEM_ROM); |
560 | 970ac5a3 | bellard | offset += size; |
561 | 970ac5a3 | bellard | } |
562 | 9ae02555 | ths | } |
563 | 9ae02555 | ths | |
564 | 7587cf44 | bellard | /* map all the bios at the top of memory */
|
565 | 7587cf44 | bellard | cpu_register_physical_memory((uint32_t)(-bios_size), |
566 | 7587cf44 | bellard | bios_size, bios_offset | IO_MEM_ROM); |
567 | 80cabfad | bellard | |
568 | 80cabfad | bellard | bochs_bios_init(); |
569 | 80cabfad | bellard | |
570 | 80cabfad | bellard | if (linux_boot) {
|
571 | 80cabfad | bellard | uint8_t bootsect[512];
|
572 | 41b9be47 | bellard | uint8_t old_bootsect[512];
|
573 | 80cabfad | bellard | |
574 | 80cabfad | bellard | if (bs_table[0] == NULL) { |
575 | 80cabfad | bellard | fprintf(stderr, "A disk image must be given for 'hda' when booting a Linux kernel\n");
|
576 | 80cabfad | bellard | exit(1);
|
577 | 80cabfad | bellard | } |
578 | 80cabfad | bellard | snprintf(buf, sizeof(buf), "%s/%s", bios_dir, LINUX_BOOT_FILENAME); |
579 | 80cabfad | bellard | ret = load_image(buf, bootsect); |
580 | 80cabfad | bellard | if (ret != sizeof(bootsect)) { |
581 | 80cabfad | bellard | fprintf(stderr, "qemu: could not load linux boot sector '%s'\n",
|
582 | 80cabfad | bellard | buf); |
583 | 80cabfad | bellard | exit(1);
|
584 | 80cabfad | bellard | } |
585 | 80cabfad | bellard | |
586 | 41b9be47 | bellard | if (bdrv_read(bs_table[0], 0, old_bootsect, 1) >= 0) { |
587 | 41b9be47 | bellard | /* copy the MSDOS partition table */
|
588 | 41b9be47 | bellard | memcpy(bootsect + 0x1be, old_bootsect + 0x1be, 0x40); |
589 | 41b9be47 | bellard | } |
590 | 41b9be47 | bellard | |
591 | 80cabfad | bellard | bdrv_set_boot_sector(bs_table[0], bootsect, sizeof(bootsect)); |
592 | 80cabfad | bellard | |
593 | 80cabfad | bellard | /* now we can load the kernel */
|
594 | 80cabfad | bellard | ret = load_kernel(kernel_filename, |
595 | 80cabfad | bellard | phys_ram_base + KERNEL_LOAD_ADDR, |
596 | 80cabfad | bellard | phys_ram_base + KERNEL_PARAMS_ADDR); |
597 | 80cabfad | bellard | if (ret < 0) { |
598 | 80cabfad | bellard | fprintf(stderr, "qemu: could not load kernel '%s'\n",
|
599 | 80cabfad | bellard | kernel_filename); |
600 | 80cabfad | bellard | exit(1);
|
601 | 80cabfad | bellard | } |
602 | 80cabfad | bellard | |
603 | 80cabfad | bellard | /* load initrd */
|
604 | 80cabfad | bellard | initrd_size = 0;
|
605 | a80274c3 | pbrook | initrd_offset = 0;
|
606 | 80cabfad | bellard | if (initrd_filename) {
|
607 | a80274c3 | pbrook | initrd_size = get_image_size (initrd_filename); |
608 | a80274c3 | pbrook | if (initrd_size > 0) { |
609 | a80274c3 | pbrook | initrd_offset = (ram_size - initrd_size) & TARGET_PAGE_MASK; |
610 | a80274c3 | pbrook | /* Leave space for BIOS ACPI tables. */
|
611 | a80274c3 | pbrook | initrd_offset -= ACPI_DATA_SIZE; |
612 | a80274c3 | pbrook | /* Avoid the last 64k to avoid 2.2.x kernel bugs. */
|
613 | a80274c3 | pbrook | initrd_offset -= 0x10000;
|
614 | a80274c3 | pbrook | if (initrd_offset > MAX_INITRD_LOAD_ADDR)
|
615 | a80274c3 | pbrook | initrd_offset = MAX_INITRD_LOAD_ADDR; |
616 | a80274c3 | pbrook | |
617 | a80274c3 | pbrook | if (initrd_size > ram_size
|
618 | a80274c3 | pbrook | || initrd_offset < KERNEL_LOAD_ADDR + ret) { |
619 | a80274c3 | pbrook | fprintf(stderr, |
620 | a80274c3 | pbrook | "qemu: memory too small for initial ram disk '%s'\n",
|
621 | a80274c3 | pbrook | initrd_filename); |
622 | a80274c3 | pbrook | exit(1);
|
623 | a80274c3 | pbrook | } |
624 | a80274c3 | pbrook | initrd_size = load_image(initrd_filename, |
625 | a80274c3 | pbrook | phys_ram_base + initrd_offset); |
626 | a80274c3 | pbrook | } |
627 | 80cabfad | bellard | if (initrd_size < 0) { |
628 | 80cabfad | bellard | fprintf(stderr, "qemu: could not load initial ram disk '%s'\n",
|
629 | 80cabfad | bellard | initrd_filename); |
630 | 80cabfad | bellard | exit(1);
|
631 | 80cabfad | bellard | } |
632 | 80cabfad | bellard | } |
633 | 80cabfad | bellard | if (initrd_size > 0) { |
634 | a80274c3 | pbrook | stl_raw(phys_ram_base + KERNEL_PARAMS_ADDR + 0x218, initrd_offset);
|
635 | 80cabfad | bellard | stl_raw(phys_ram_base + KERNEL_PARAMS_ADDR + 0x21c, initrd_size);
|
636 | 80cabfad | bellard | } |
637 | 80cabfad | bellard | pstrcpy(phys_ram_base + KERNEL_CMDLINE_ADDR, 4096,
|
638 | 80cabfad | bellard | kernel_cmdline); |
639 | 80cabfad | bellard | stw_raw(phys_ram_base + KERNEL_PARAMS_ADDR + 0x20, 0xA33F); |
640 | 80cabfad | bellard | stw_raw(phys_ram_base + KERNEL_PARAMS_ADDR + 0x22,
|
641 | 80cabfad | bellard | KERNEL_CMDLINE_ADDR - KERNEL_PARAMS_ADDR); |
642 | 80cabfad | bellard | /* loader type */
|
643 | 80cabfad | bellard | stw_raw(phys_ram_base + KERNEL_PARAMS_ADDR + 0x210, 0x01); |
644 | 80cabfad | bellard | } |
645 | 80cabfad | bellard | |
646 | 69b91039 | bellard | if (pci_enabled) {
|
647 | a5954d5c | bellard | pci_bus = i440fx_init(&i440fx_state); |
648 | 8f1c91d8 | ths | piix3_devfn = piix3_init(pci_bus, -1);
|
649 | 46e50e9d | bellard | } else {
|
650 | 46e50e9d | bellard | pci_bus = NULL;
|
651 | 69b91039 | bellard | } |
652 | 69b91039 | bellard | |
653 | 80cabfad | bellard | /* init basic PC hardware */
|
654 | b41a2cd1 | bellard | register_ioport_write(0x80, 1, 1, ioport80_write, NULL); |
655 | 80cabfad | bellard | |
656 | f929aad6 | bellard | register_ioport_write(0xf0, 1, 1, ioportF0_write, NULL); |
657 | f929aad6 | bellard | |
658 | 1f04275e | bellard | if (cirrus_vga_enabled) {
|
659 | 1f04275e | bellard | if (pci_enabled) {
|
660 | 46e50e9d | bellard | pci_cirrus_vga_init(pci_bus, |
661 | 970ac5a3 | bellard | ds, phys_ram_base + vga_ram_addr, |
662 | 970ac5a3 | bellard | vga_ram_addr, vga_ram_size); |
663 | 1f04275e | bellard | } else {
|
664 | 970ac5a3 | bellard | isa_cirrus_vga_init(ds, phys_ram_base + vga_ram_addr, |
665 | 970ac5a3 | bellard | vga_ram_addr, vga_ram_size); |
666 | 1f04275e | bellard | } |
667 | d34cab9f | ths | } else if (vmsvga_enabled) { |
668 | d34cab9f | ths | if (pci_enabled)
|
669 | d34cab9f | ths | pci_vmsvga_init(pci_bus, ds, phys_ram_base + ram_size, |
670 | d34cab9f | ths | ram_size, vga_ram_size); |
671 | d34cab9f | ths | else
|
672 | d34cab9f | ths | fprintf(stderr, "%s: vmware_vga: no PCI bus\n", __FUNCTION__);
|
673 | 1f04275e | bellard | } else {
|
674 | 89b6b508 | bellard | if (pci_enabled) {
|
675 | 970ac5a3 | bellard | pci_vga_init(pci_bus, ds, phys_ram_base + vga_ram_addr, |
676 | 970ac5a3 | bellard | vga_ram_addr, vga_ram_size, 0, 0); |
677 | 89b6b508 | bellard | } else {
|
678 | 970ac5a3 | bellard | isa_vga_init(ds, phys_ram_base + vga_ram_addr, |
679 | 970ac5a3 | bellard | vga_ram_addr, vga_ram_size); |
680 | 89b6b508 | bellard | } |
681 | 1f04275e | bellard | } |
682 | 80cabfad | bellard | |
683 | b0a21b53 | bellard | rtc_state = rtc_init(0x70, 8); |
684 | 80cabfad | bellard | |
685 | e1a23744 | bellard | register_ioport_read(0x92, 1, 1, ioport92_read, NULL); |
686 | e1a23744 | bellard | register_ioport_write(0x92, 1, 1, ioport92_write, NULL); |
687 | e1a23744 | bellard | |
688 | d592d303 | bellard | if (pci_enabled) {
|
689 | d592d303 | bellard | ioapic = ioapic_init(); |
690 | d592d303 | bellard | } |
691 | 59b8ad81 | bellard | isa_pic = pic_init(pic_irq_request, first_cpu); |
692 | ec844b96 | bellard | pit = pit_init(0x40, 0); |
693 | fd06c375 | bellard | pcspk_init(pit); |
694 | d592d303 | bellard | if (pci_enabled) {
|
695 | d592d303 | bellard | pic_set_alt_irq_func(isa_pic, ioapic_set_irq, ioapic); |
696 | d592d303 | bellard | } |
697 | b41a2cd1 | bellard | |
698 | 8d11df9e | bellard | for(i = 0; i < MAX_SERIAL_PORTS; i++) { |
699 | 8d11df9e | bellard | if (serial_hds[i]) {
|
700 | e5d13e2f | bellard | serial_init(&pic_set_irq_new, isa_pic, |
701 | e5d13e2f | bellard | serial_io[i], serial_irq[i], serial_hds[i]); |
702 | 8d11df9e | bellard | } |
703 | 8d11df9e | bellard | } |
704 | b41a2cd1 | bellard | |
705 | 6508fe59 | bellard | for(i = 0; i < MAX_PARALLEL_PORTS; i++) { |
706 | 6508fe59 | bellard | if (parallel_hds[i]) {
|
707 | 6508fe59 | bellard | parallel_init(parallel_io[i], parallel_irq[i], parallel_hds[i]); |
708 | 6508fe59 | bellard | } |
709 | 6508fe59 | bellard | } |
710 | 6508fe59 | bellard | |
711 | a41b2ff2 | pbrook | for(i = 0; i < nb_nics; i++) { |
712 | a41b2ff2 | pbrook | nd = &nd_table[i]; |
713 | a41b2ff2 | pbrook | if (!nd->model) {
|
714 | a41b2ff2 | pbrook | if (pci_enabled) {
|
715 | a41b2ff2 | pbrook | nd->model = "ne2k_pci";
|
716 | a41b2ff2 | pbrook | } else {
|
717 | a41b2ff2 | pbrook | nd->model = "ne2k_isa";
|
718 | a41b2ff2 | pbrook | } |
719 | 69b91039 | bellard | } |
720 | a41b2ff2 | pbrook | if (strcmp(nd->model, "ne2k_isa") == 0) { |
721 | a41b2ff2 | pbrook | pc_init_ne2k_isa(nd); |
722 | a41b2ff2 | pbrook | } else if (pci_enabled) { |
723 | abcebc7e | ths | pci_nic_init(pci_bus, nd, -1);
|
724 | a41b2ff2 | pbrook | } else {
|
725 | a41b2ff2 | pbrook | fprintf(stderr, "qemu: Unsupported NIC: %s\n", nd->model);
|
726 | a41b2ff2 | pbrook | exit(1);
|
727 | 69b91039 | bellard | } |
728 | a41b2ff2 | pbrook | } |
729 | b41a2cd1 | bellard | |
730 | a41b2ff2 | pbrook | if (pci_enabled) {
|
731 | 502a5395 | pbrook | pci_piix3_ide_init(pci_bus, bs_table, piix3_devfn + 1);
|
732 | a41b2ff2 | pbrook | } else {
|
733 | 69b91039 | bellard | for(i = 0; i < 2; i++) { |
734 | 69b91039 | bellard | isa_ide_init(ide_iobase[i], ide_iobase2[i], ide_irq[i], |
735 | 69b91039 | bellard | bs_table[2 * i], bs_table[2 * i + 1]); |
736 | 69b91039 | bellard | } |
737 | b41a2cd1 | bellard | } |
738 | 69b91039 | bellard | |
739 | 80cabfad | bellard | kbd_init(); |
740 | 7c29d0c0 | bellard | DMA_init(0);
|
741 | 6a36d84e | bellard | #ifdef HAS_AUDIO
|
742 | 6a36d84e | bellard | audio_init(pci_enabled ? pci_bus : NULL);
|
743 | fb065187 | bellard | #endif
|
744 | 80cabfad | bellard | |
745 | baca51fa | bellard | floppy_controller = fdctrl_init(6, 2, 0, 0x3f0, fd_table); |
746 | b41a2cd1 | bellard | |
747 | ba6c2377 | bellard | cmos_init(ram_size, boot_device, bs_table); |
748 | 69b91039 | bellard | |
749 | bb36d470 | bellard | if (pci_enabled && usb_enabled) {
|
750 | 0d92ed30 | pbrook | usb_uhci_init(pci_bus, piix3_devfn + 2);
|
751 | bb36d470 | bellard | } |
752 | bb36d470 | bellard | |
753 | 6515b203 | bellard | if (pci_enabled && acpi_enabled) {
|
754 | 3fffc223 | ths | uint8_t *eeprom_buf = qemu_mallocz(8 * 256); /* XXX: make this persistent */ |
755 | 502a5395 | pbrook | piix4_pm_init(pci_bus, piix3_devfn + 3);
|
756 | 3fffc223 | ths | for (i = 0; i < 8; i++) { |
757 | 3fffc223 | ths | SMBusDevice *eeprom = smbus_eeprom_device_init(0x50 + i,
|
758 | 3fffc223 | ths | eeprom_buf + (i * 256));
|
759 | 3fffc223 | ths | piix4_smbus_register_device(eeprom, 0x50 + i);
|
760 | 3fffc223 | ths | } |
761 | 6515b203 | bellard | } |
762 | a5954d5c | bellard | |
763 | a5954d5c | bellard | if (i440fx_state) {
|
764 | a5954d5c | bellard | i440fx_init_memory_mappings(i440fx_state); |
765 | a5954d5c | bellard | } |
766 | 96d30e48 | ths | #if 0
|
767 | 96d30e48 | ths | /* ??? Need to figure out some way for the user to
|
768 | 96d30e48 | ths | specify SCSI devices. */
|
769 | 7d8406be | pbrook | if (pci_enabled) {
|
770 | 7d8406be | pbrook | void *scsi;
|
771 | 96d30e48 | ths | BlockDriverState *bdrv;
|
772 | 96d30e48 | ths | |
773 | 96d30e48 | ths | scsi = lsi_scsi_init(pci_bus, -1);
|
774 | 96d30e48 | ths | bdrv = bdrv_new("scsidisk");
|
775 | 96d30e48 | ths | bdrv_open(bdrv, "scsi_disk.img", 0);
|
776 | 96d30e48 | ths | lsi_scsi_attach(scsi, bdrv, -1);
|
777 | 96d30e48 | ths | bdrv = bdrv_new("scsicd");
|
778 | 96d30e48 | ths | bdrv_open(bdrv, "scsi_cd.iso", 0);
|
779 | 96d30e48 | ths | bdrv_set_type_hint(bdrv, BDRV_TYPE_CDROM);
|
780 | 96d30e48 | ths | lsi_scsi_attach(scsi, bdrv, -1);
|
781 | 7d8406be | pbrook | }
|
782 | 96d30e48 | ths | #endif
|
783 | 80cabfad | bellard | } |
784 | b5ff2d6e | bellard | |
785 | 3dbbdc25 | bellard | static void pc_init_pci(int ram_size, int vga_ram_size, int boot_device, |
786 | 3dbbdc25 | bellard | DisplayState *ds, const char **fd_filename, |
787 | 3dbbdc25 | bellard | int snapshot,
|
788 | 3dbbdc25 | bellard | const char *kernel_filename, |
789 | 3dbbdc25 | bellard | const char *kernel_cmdline, |
790 | 94fc95cd | j_mayer | const char *initrd_filename, |
791 | 94fc95cd | j_mayer | const char *cpu_model) |
792 | 3dbbdc25 | bellard | { |
793 | 3dbbdc25 | bellard | pc_init1(ram_size, vga_ram_size, boot_device, |
794 | 3dbbdc25 | bellard | ds, fd_filename, snapshot, |
795 | 3dbbdc25 | bellard | kernel_filename, kernel_cmdline, |
796 | 3dbbdc25 | bellard | initrd_filename, 1);
|
797 | 3dbbdc25 | bellard | } |
798 | 3dbbdc25 | bellard | |
799 | 3dbbdc25 | bellard | static void pc_init_isa(int ram_size, int vga_ram_size, int boot_device, |
800 | 3dbbdc25 | bellard | DisplayState *ds, const char **fd_filename, |
801 | 3dbbdc25 | bellard | int snapshot,
|
802 | 3dbbdc25 | bellard | const char *kernel_filename, |
803 | 3dbbdc25 | bellard | const char *kernel_cmdline, |
804 | 94fc95cd | j_mayer | const char *initrd_filename, |
805 | 94fc95cd | j_mayer | const char *cpu_model) |
806 | 3dbbdc25 | bellard | { |
807 | 3dbbdc25 | bellard | pc_init1(ram_size, vga_ram_size, boot_device, |
808 | 3dbbdc25 | bellard | ds, fd_filename, snapshot, |
809 | 3dbbdc25 | bellard | kernel_filename, kernel_cmdline, |
810 | 3dbbdc25 | bellard | initrd_filename, 0);
|
811 | 3dbbdc25 | bellard | } |
812 | 3dbbdc25 | bellard | |
813 | b5ff2d6e | bellard | QEMUMachine pc_machine = { |
814 | b5ff2d6e | bellard | "pc",
|
815 | b5ff2d6e | bellard | "Standard PC",
|
816 | 3dbbdc25 | bellard | pc_init_pci, |
817 | 3dbbdc25 | bellard | }; |
818 | 3dbbdc25 | bellard | |
819 | 3dbbdc25 | bellard | QEMUMachine isapc_machine = { |
820 | 3dbbdc25 | bellard | "isapc",
|
821 | 3dbbdc25 | bellard | "ISA-only PC",
|
822 | 3dbbdc25 | bellard | pc_init_isa, |
823 | b5ff2d6e | bellard | }; |