Statistics
| Branch: | Revision:

root / hw / cadence_ttc.c @ bf3bc4c4

History | View | Annotate | Download (12.2 kB)

# Date Author Comment
a8170e5e 10/23/2012 04:58 pm Avi Kivity

Rename target_phys_addr_t to hwaddr

target_phys_addr_t is unwieldly, violates the C standard (_t suffixes are
reserved) and its purpose doesn't match the name (most target_phys_addr_t
addresses are not target specific). Replace it with a finger-friendly,...

884285bf 10/12/2012 01:54 pm Soren Brinkmann

cadence_ttc: Fix 'clear on read' behavior

A missing call to qemu_set_irq() when reading the IRQ register
required SW to write to the IRQ register to acknowledge an
interrupt. With this patch the behavior is fixed:
- Reading the interrupt register clears it and updates the timers...

69efc026 06/19/2012 04:24 pm Peter A. G. Crosthwaite

cadence_ttc: changed master clock frequency

Change the timer clock frequency to 133MHz which is correct. the old 2.5MHz
value was for the pre-silicon emulation platform.

Signed-off-by: Peter A. G. Crosthwaite <>
Signed-off-by: Peter Maydell <>

f3a6cc07 03/07/2012 03:20 am Peter A. G. Crosthwaite

cadence_ttc: initial version of device model

Implemented cadence Triple Timer Counter (TCC)

Signed-off-by: Peter A. G. Crosthwaite <>
Signed-off-by: John Linn <>
Acked-by: Edgar E. Iglesias <>...