root / hw / pci.h @ c6df7102
History | View | Annotate | Download (13.9 kB)
1 | 87ecb68b | pbrook | #ifndef QEMU_PCI_H
|
---|---|---|---|
2 | 87ecb68b | pbrook | #define QEMU_PCI_H
|
3 | 87ecb68b | pbrook | |
4 | 376253ec | aliguori | #include "qemu-common.h" |
5 | 163c8a59 | Luiz Capitulino | #include "qobject.h" |
6 | 376253ec | aliguori | |
7 | 6b1b92d3 | Paul Brook | #include "qdev.h" |
8 | 6b1b92d3 | Paul Brook | |
9 | 87ecb68b | pbrook | /* PCI includes legacy ISA access. */
|
10 | 87ecb68b | pbrook | #include "isa.h" |
11 | 87ecb68b | pbrook | |
12 | 0428527c | Isaku Yamahata | #include "pcie.h" |
13 | 0428527c | Isaku Yamahata | |
14 | 87ecb68b | pbrook | /* PCI bus */
|
15 | 87ecb68b | pbrook | |
16 | 3ae80618 | aliguori | #define PCI_DEVFN(slot, func) ((((slot) & 0x1f) << 3) | ((func) & 0x07)) |
17 | 3ae80618 | aliguori | #define PCI_SLOT(devfn) (((devfn) >> 3) & 0x1f) |
18 | 3ae80618 | aliguori | #define PCI_FUNC(devfn) ((devfn) & 0x07) |
19 | 90a20dbb | Isaku Yamahata | #define PCI_SLOT_MAX 32 |
20 | 6fa84913 | Isaku Yamahata | #define PCI_FUNC_MAX 8 |
21 | 3ae80618 | aliguori | |
22 | a770dc7e | aliguori | /* Class, Vendor and Device IDs from Linux's pci_ids.h */
|
23 | a770dc7e | aliguori | #include "pci_ids.h" |
24 | 173a543b | blueswir1 | |
25 | a770dc7e | aliguori | /* QEMU-specific Vendor and Device ID definitions */
|
26 | 6f338c34 | aliguori | |
27 | a770dc7e | aliguori | /* IBM (0x1014) */
|
28 | a770dc7e | aliguori | #define PCI_DEVICE_ID_IBM_440GX 0x027f |
29 | 4ebcf884 | blueswir1 | #define PCI_DEVICE_ID_IBM_OPENPIC2 0xffff |
30 | deb54399 | aliguori | |
31 | a770dc7e | aliguori | /* Hitachi (0x1054) */
|
32 | deb54399 | aliguori | #define PCI_VENDOR_ID_HITACHI 0x1054 |
33 | a770dc7e | aliguori | #define PCI_DEVICE_ID_HITACHI_SH7751R 0x350e |
34 | deb54399 | aliguori | |
35 | a770dc7e | aliguori | /* Apple (0x106b) */
|
36 | 4ebcf884 | blueswir1 | #define PCI_DEVICE_ID_APPLE_343S1201 0x0010 |
37 | 4ebcf884 | blueswir1 | #define PCI_DEVICE_ID_APPLE_UNI_N_I_PCI 0x001e |
38 | 4ebcf884 | blueswir1 | #define PCI_DEVICE_ID_APPLE_UNI_N_PCI 0x001f |
39 | 4ebcf884 | blueswir1 | #define PCI_DEVICE_ID_APPLE_UNI_N_KEYL 0x0022 |
40 | a770dc7e | aliguori | #define PCI_DEVICE_ID_APPLE_IPID_USB 0x003f |
41 | deb54399 | aliguori | |
42 | a770dc7e | aliguori | /* Realtek (0x10ec) */
|
43 | a770dc7e | aliguori | #define PCI_DEVICE_ID_REALTEK_8029 0x8029 |
44 | deb54399 | aliguori | |
45 | a770dc7e | aliguori | /* Xilinx (0x10ee) */
|
46 | a770dc7e | aliguori | #define PCI_DEVICE_ID_XILINX_XC2VP30 0x0300 |
47 | deb54399 | aliguori | |
48 | a770dc7e | aliguori | /* Marvell (0x11ab) */
|
49 | a770dc7e | aliguori | #define PCI_DEVICE_ID_MARVELL_GT6412X 0x4620 |
50 | deb54399 | aliguori | |
51 | a770dc7e | aliguori | /* QEMU/Bochs VGA (0x1234) */
|
52 | 4ebcf884 | blueswir1 | #define PCI_VENDOR_ID_QEMU 0x1234 |
53 | 4ebcf884 | blueswir1 | #define PCI_DEVICE_ID_QEMU_VGA 0x1111 |
54 | 4ebcf884 | blueswir1 | |
55 | a770dc7e | aliguori | /* VMWare (0x15ad) */
|
56 | deb54399 | aliguori | #define PCI_VENDOR_ID_VMWARE 0x15ad |
57 | deb54399 | aliguori | #define PCI_DEVICE_ID_VMWARE_SVGA2 0x0405 |
58 | deb54399 | aliguori | #define PCI_DEVICE_ID_VMWARE_SVGA 0x0710 |
59 | deb54399 | aliguori | #define PCI_DEVICE_ID_VMWARE_NET 0x0720 |
60 | deb54399 | aliguori | #define PCI_DEVICE_ID_VMWARE_SCSI 0x0730 |
61 | deb54399 | aliguori | #define PCI_DEVICE_ID_VMWARE_IDE 0x1729 |
62 | deb54399 | aliguori | |
63 | cef3017c | aliguori | /* Intel (0x8086) */
|
64 | a770dc7e | aliguori | #define PCI_DEVICE_ID_INTEL_82551IT 0x1209 |
65 | d6fd1e66 | Stefan Weil | #define PCI_DEVICE_ID_INTEL_82557 0x1229 |
66 | 1a5a86fb | Alexander Graf | #define PCI_DEVICE_ID_INTEL_82801IR 0x2922 |
67 | 74c62ba8 | aurel32 | |
68 | deb54399 | aliguori | /* Red Hat / Qumranet (for QEMU) -- see pci-ids.txt */
|
69 | d350d97d | aliguori | #define PCI_VENDOR_ID_REDHAT_QUMRANET 0x1af4 |
70 | d350d97d | aliguori | #define PCI_SUBVENDOR_ID_REDHAT_QUMRANET 0x1af4 |
71 | d350d97d | aliguori | #define PCI_SUBDEVICE_ID_QEMU 0x1100 |
72 | d350d97d | aliguori | |
73 | d350d97d | aliguori | #define PCI_DEVICE_ID_VIRTIO_NET 0x1000 |
74 | d350d97d | aliguori | #define PCI_DEVICE_ID_VIRTIO_BLOCK 0x1001 |
75 | d350d97d | aliguori | #define PCI_DEVICE_ID_VIRTIO_BALLOON 0x1002 |
76 | 14d50bef | aliguori | #define PCI_DEVICE_ID_VIRTIO_CONSOLE 0x1003 |
77 | d350d97d | aliguori | |
78 | 4f8589e1 | Isaku Yamahata | #define FMT_PCIBUS PRIx64
|
79 | 6e355d90 | Isaku Yamahata | |
80 | 87ecb68b | pbrook | typedef void PCIConfigWriteFunc(PCIDevice *pci_dev, |
81 | 87ecb68b | pbrook | uint32_t address, uint32_t data, int len);
|
82 | 87ecb68b | pbrook | typedef uint32_t PCIConfigReadFunc(PCIDevice *pci_dev,
|
83 | 87ecb68b | pbrook | uint32_t address, int len);
|
84 | 87ecb68b | pbrook | typedef void PCIMapIORegionFunc(PCIDevice *pci_dev, int region_num, |
85 | 6e355d90 | Isaku Yamahata | pcibus_t addr, pcibus_t size, int type);
|
86 | 5851e08c | aliguori | typedef int PCIUnregisterFunc(PCIDevice *pci_dev); |
87 | 87ecb68b | pbrook | |
88 | 87ecb68b | pbrook | typedef struct PCIIORegion { |
89 | 6e355d90 | Isaku Yamahata | pcibus_t addr; /* current PCI mapping address. -1 means not mapped */
|
90 | 6e355d90 | Isaku Yamahata | #define PCI_BAR_UNMAPPED (~(pcibus_t)0) |
91 | 6e355d90 | Isaku Yamahata | pcibus_t size; |
92 | a0c7a97e | Isaku Yamahata | pcibus_t filtered_size; |
93 | 87ecb68b | pbrook | uint8_t type; |
94 | 87ecb68b | pbrook | PCIMapIORegionFunc *map_func; |
95 | 17cbcb0b | Avi Kivity | ram_addr_t ram_addr; |
96 | 87ecb68b | pbrook | } PCIIORegion; |
97 | 87ecb68b | pbrook | |
98 | 87ecb68b | pbrook | #define PCI_ROM_SLOT 6 |
99 | 87ecb68b | pbrook | #define PCI_NUM_REGIONS 7 |
100 | 87ecb68b | pbrook | |
101 | fb58a897 | Isaku Yamahata | #include "pci_regs.h" |
102 | fb58a897 | Isaku Yamahata | |
103 | fb58a897 | Isaku Yamahata | /* PCI HEADER_TYPE */
|
104 | 6407f373 | Isaku Yamahata | #define PCI_HEADER_TYPE_MULTI_FUNCTION 0x80 |
105 | 8098ed41 | aurel32 | |
106 | b7ee1603 | Michael S. Tsirkin | /* Size of the standard PCI config header */
|
107 | b7ee1603 | Michael S. Tsirkin | #define PCI_CONFIG_HEADER_SIZE 0x40 |
108 | b7ee1603 | Michael S. Tsirkin | /* Size of the standard PCI config space */
|
109 | b7ee1603 | Michael S. Tsirkin | #define PCI_CONFIG_SPACE_SIZE 0x100 |
110 | a9f49946 | Isaku Yamahata | /* Size of the standart PCIe config space: 4KB */
|
111 | a9f49946 | Isaku Yamahata | #define PCIE_CONFIG_SPACE_SIZE 0x1000 |
112 | b7ee1603 | Michael S. Tsirkin | |
113 | e369cad7 | Isaku Yamahata | #define PCI_NUM_PINS 4 /* A-D */ |
114 | e369cad7 | Isaku Yamahata | |
115 | 02eb84d0 | Michael S. Tsirkin | /* Bits in cap_present field. */
|
116 | 02eb84d0 | Michael S. Tsirkin | enum {
|
117 | e4c7d2ae | Isaku Yamahata | QEMU_PCI_CAP_MSI = 0x1,
|
118 | e4c7d2ae | Isaku Yamahata | QEMU_PCI_CAP_MSIX = 0x2,
|
119 | e4c7d2ae | Isaku Yamahata | QEMU_PCI_CAP_EXPRESS = 0x4,
|
120 | 49823868 | Isaku Yamahata | |
121 | 49823868 | Isaku Yamahata | /* multifunction capable device */
|
122 | e4c7d2ae | Isaku Yamahata | #define QEMU_PCI_CAP_MULTIFUNCTION_BITNR 3 |
123 | 49823868 | Isaku Yamahata | QEMU_PCI_CAP_MULTIFUNCTION = (1 << QEMU_PCI_CAP_MULTIFUNCTION_BITNR),
|
124 | b1aeb926 | Isaku Yamahata | |
125 | b1aeb926 | Isaku Yamahata | /* command register SERR bit enabled */
|
126 | b1aeb926 | Isaku Yamahata | #define QEMU_PCI_CAP_SERR_BITNR 4 |
127 | b1aeb926 | Isaku Yamahata | QEMU_PCI_CAP_SERR = (1 << QEMU_PCI_CAP_SERR_BITNR),
|
128 | 02eb84d0 | Michael S. Tsirkin | }; |
129 | 02eb84d0 | Michael S. Tsirkin | |
130 | 87ecb68b | pbrook | struct PCIDevice {
|
131 | 6b1b92d3 | Paul Brook | DeviceState qdev; |
132 | 87ecb68b | pbrook | /* PCI config space */
|
133 | a9f49946 | Isaku Yamahata | uint8_t *config; |
134 | b7ee1603 | Michael S. Tsirkin | |
135 | ebabb67a | Stefan Weil | /* Used to enable config checks on load. Note that writable bits are
|
136 | bd4b65ee | Michael S. Tsirkin | * never checked even if set in cmask. */
|
137 | a9f49946 | Isaku Yamahata | uint8_t *cmask; |
138 | bd4b65ee | Michael S. Tsirkin | |
139 | b7ee1603 | Michael S. Tsirkin | /* Used to implement R/W bytes */
|
140 | a9f49946 | Isaku Yamahata | uint8_t *wmask; |
141 | 87ecb68b | pbrook | |
142 | 92ba5f51 | Isaku Yamahata | /* Used to implement RW1C(Write 1 to Clear) bytes */
|
143 | 92ba5f51 | Isaku Yamahata | uint8_t *w1cmask; |
144 | 92ba5f51 | Isaku Yamahata | |
145 | 6f4cbd39 | Michael S. Tsirkin | /* Used to allocate config space for capabilities. */
|
146 | a9f49946 | Isaku Yamahata | uint8_t *used; |
147 | 6f4cbd39 | Michael S. Tsirkin | |
148 | 87ecb68b | pbrook | /* the following fields are read only */
|
149 | 87ecb68b | pbrook | PCIBus *bus; |
150 | 54586bd1 | Gerd Hoffmann | uint32_t devfn; |
151 | 87ecb68b | pbrook | char name[64]; |
152 | 87ecb68b | pbrook | PCIIORegion io_regions[PCI_NUM_REGIONS]; |
153 | 87ecb68b | pbrook | |
154 | 87ecb68b | pbrook | /* do not access the following fields */
|
155 | 87ecb68b | pbrook | PCIConfigReadFunc *config_read; |
156 | 87ecb68b | pbrook | PCIConfigWriteFunc *config_write; |
157 | 87ecb68b | pbrook | |
158 | 87ecb68b | pbrook | /* IRQ objects for the INTA-INTD pins. */
|
159 | 87ecb68b | pbrook | qemu_irq *irq; |
160 | 87ecb68b | pbrook | |
161 | 87ecb68b | pbrook | /* Current IRQ levels. Used internally by the generic PCI code. */
|
162 | d036bb21 | Michael S. Tsirkin | uint8_t irq_state; |
163 | 02eb84d0 | Michael S. Tsirkin | |
164 | 02eb84d0 | Michael S. Tsirkin | /* Capability bits */
|
165 | 02eb84d0 | Michael S. Tsirkin | uint32_t cap_present; |
166 | 02eb84d0 | Michael S. Tsirkin | |
167 | 02eb84d0 | Michael S. Tsirkin | /* Offset of MSI-X capability in config space */
|
168 | 02eb84d0 | Michael S. Tsirkin | uint8_t msix_cap; |
169 | 02eb84d0 | Michael S. Tsirkin | |
170 | 02eb84d0 | Michael S. Tsirkin | /* MSI-X entries */
|
171 | 02eb84d0 | Michael S. Tsirkin | int msix_entries_nr;
|
172 | 02eb84d0 | Michael S. Tsirkin | |
173 | 02eb84d0 | Michael S. Tsirkin | /* Space to store MSIX table */
|
174 | 02eb84d0 | Michael S. Tsirkin | uint8_t *msix_table_page; |
175 | 02eb84d0 | Michael S. Tsirkin | /* MMIO index used to map MSIX table and pending bit entries. */
|
176 | 02eb84d0 | Michael S. Tsirkin | int msix_mmio_index;
|
177 | 02eb84d0 | Michael S. Tsirkin | /* Reference-count for entries actually in use by driver. */
|
178 | 02eb84d0 | Michael S. Tsirkin | unsigned *msix_entry_used;
|
179 | 02eb84d0 | Michael S. Tsirkin | /* Region including the MSI-X table */
|
180 | 02eb84d0 | Michael S. Tsirkin | uint32_t msix_bar_size; |
181 | f16c4abf | Juan Quintela | /* Version id needed for VMState */
|
182 | f16c4abf | Juan Quintela | int32_t version_id; |
183 | c2039bd0 | Anthony Liguori | |
184 | e4c7d2ae | Isaku Yamahata | /* Offset of MSI capability in config space */
|
185 | e4c7d2ae | Isaku Yamahata | uint8_t msi_cap; |
186 | e4c7d2ae | Isaku Yamahata | |
187 | 0428527c | Isaku Yamahata | /* PCI Express */
|
188 | 0428527c | Isaku Yamahata | PCIExpressDevice exp; |
189 | 0428527c | Isaku Yamahata | |
190 | c2039bd0 | Anthony Liguori | /* Location of option rom */
|
191 | 8c52c8f3 | Gerd Hoffmann | char *romfile;
|
192 | c2039bd0 | Anthony Liguori | ram_addr_t rom_offset; |
193 | 88169ddf | Gerd Hoffmann | uint32_t rom_bar; |
194 | 87ecb68b | pbrook | }; |
195 | 87ecb68b | pbrook | |
196 | 87ecb68b | pbrook | PCIDevice *pci_register_device(PCIBus *bus, const char *name, |
197 | 87ecb68b | pbrook | int instance_size, int devfn, |
198 | 87ecb68b | pbrook | PCIConfigReadFunc *config_read, |
199 | 87ecb68b | pbrook | PCIConfigWriteFunc *config_write); |
200 | 87ecb68b | pbrook | |
201 | 28c2c264 | Avi Kivity | void pci_register_bar(PCIDevice *pci_dev, int region_num, |
202 | 0bb750ef | Isaku Yamahata | pcibus_t size, uint8_t type, |
203 | 87ecb68b | pbrook | PCIMapIORegionFunc *map_func); |
204 | 17cbcb0b | Avi Kivity | void pci_register_bar_simple(PCIDevice *pci_dev, int region_num, |
205 | 17cbcb0b | Avi Kivity | pcibus_t size, uint8_t attr, ram_addr_t ram_addr); |
206 | 87ecb68b | pbrook | |
207 | ca77089d | Isaku Yamahata | int pci_add_capability(PCIDevice *pdev, uint8_t cap_id,
|
208 | ca77089d | Isaku Yamahata | uint8_t offset, uint8_t size); |
209 | 6f4cbd39 | Michael S. Tsirkin | |
210 | 6f4cbd39 | Michael S. Tsirkin | void pci_del_capability(PCIDevice *pci_dev, uint8_t cap_id, uint8_t cap_size);
|
211 | 6f4cbd39 | Michael S. Tsirkin | |
212 | 6f4cbd39 | Michael S. Tsirkin | void pci_reserve_capability(PCIDevice *pci_dev, uint8_t offset, uint8_t size);
|
213 | 6f4cbd39 | Michael S. Tsirkin | |
214 | 6f4cbd39 | Michael S. Tsirkin | uint8_t pci_find_capability(PCIDevice *pci_dev, uint8_t cap_id); |
215 | 6f4cbd39 | Michael S. Tsirkin | |
216 | 6f4cbd39 | Michael S. Tsirkin | |
217 | 87ecb68b | pbrook | uint32_t pci_default_read_config(PCIDevice *d, |
218 | 87ecb68b | pbrook | uint32_t address, int len);
|
219 | 87ecb68b | pbrook | void pci_default_write_config(PCIDevice *d,
|
220 | 87ecb68b | pbrook | uint32_t address, uint32_t val, int len);
|
221 | 87ecb68b | pbrook | void pci_device_save(PCIDevice *s, QEMUFile *f);
|
222 | 87ecb68b | pbrook | int pci_device_load(PCIDevice *s, QEMUFile *f);
|
223 | 87ecb68b | pbrook | |
224 | 5d4e84c8 | Juan Quintela | typedef void (*pci_set_irq_fn)(void *opaque, int irq_num, int level); |
225 | 87ecb68b | pbrook | typedef int (*pci_map_irq_fn)(PCIDevice *pci_dev, int irq_num); |
226 | e927d487 | Michael S. Tsirkin | |
227 | e927d487 | Michael S. Tsirkin | typedef enum { |
228 | e927d487 | Michael S. Tsirkin | PCI_HOTPLUG_DISABLED, |
229 | e927d487 | Michael S. Tsirkin | PCI_HOTPLUG_ENABLED, |
230 | e927d487 | Michael S. Tsirkin | PCI_COLDPLUG_ENABLED, |
231 | e927d487 | Michael S. Tsirkin | } PCIHotplugState; |
232 | e927d487 | Michael S. Tsirkin | |
233 | e927d487 | Michael S. Tsirkin | typedef int (*pci_hotplug_fn)(DeviceState *qdev, PCIDevice *pci_dev, |
234 | e927d487 | Michael S. Tsirkin | PCIHotplugState state); |
235 | 21eea4b3 | Gerd Hoffmann | void pci_bus_new_inplace(PCIBus *bus, DeviceState *parent,
|
236 | 6f3279b5 | Isaku Yamahata | const char *name, uint8_t devfn_min); |
237 | 6f3279b5 | Isaku Yamahata | PCIBus *pci_bus_new(DeviceState *parent, const char *name, uint8_t devfn_min); |
238 | 21eea4b3 | Gerd Hoffmann | void pci_bus_irqs(PCIBus *bus, pci_set_irq_fn set_irq, pci_map_irq_fn map_irq,
|
239 | 21eea4b3 | Gerd Hoffmann | void *irq_opaque, int nirq); |
240 | 9ddf8437 | Isaku Yamahata | int pci_bus_get_irq_level(PCIBus *bus, int irq_num); |
241 | 87c30546 | Isaku Yamahata | void pci_bus_hotplug(PCIBus *bus, pci_hotplug_fn hotplug, DeviceState *dev);
|
242 | 02e2da45 | Paul Brook | PCIBus *pci_register_bus(DeviceState *parent, const char *name, |
243 | 02e2da45 | Paul Brook | pci_set_irq_fn set_irq, pci_map_irq_fn map_irq, |
244 | 6f3279b5 | Isaku Yamahata | void *irq_opaque, uint8_t devfn_min, int nirq); |
245 | 0ead87c8 | Isaku Yamahata | void pci_device_reset(PCIDevice *dev);
|
246 | 9bb33586 | Isaku Yamahata | void pci_bus_reset(PCIBus *bus);
|
247 | 87ecb68b | pbrook | |
248 | 2e01c8cf | Blue Swirl | void pci_bus_set_mem_base(PCIBus *bus, target_phys_addr_t base);
|
249 | 2e01c8cf | Blue Swirl | |
250 | 5607c388 | Markus Armbruster | PCIDevice *pci_nic_init(NICInfo *nd, const char *default_model, |
251 | 5607c388 | Markus Armbruster | const char *default_devaddr); |
252 | 07caea31 | Markus Armbruster | PCIDevice *pci_nic_init_nofail(NICInfo *nd, const char *default_model, |
253 | 07caea31 | Markus Armbruster | const char *default_devaddr); |
254 | 87ecb68b | pbrook | int pci_bus_num(PCIBus *s);
|
255 | e822a52a | Isaku Yamahata | void pci_for_each_device(PCIBus *bus, int bus_num, void (*fn)(PCIBus *bus, PCIDevice *d)); |
256 | c469e1dd | Isaku Yamahata | PCIBus *pci_find_root_bus(int domain);
|
257 | e075e788 | Isaku Yamahata | int pci_find_domain(const PCIBus *bus); |
258 | e822a52a | Isaku Yamahata | PCIBus *pci_find_bus(PCIBus *bus, int bus_num);
|
259 | 5256d8bf | Isaku Yamahata | PCIDevice *pci_find_device(PCIBus *bus, int bus_num, uint8_t devfn);
|
260 | f3006dd1 | Isaku Yamahata | int pci_qdev_find_device(const char *id, PCIDevice **pdev); |
261 | 49bd1458 | Markus Armbruster | PCIBus *pci_get_bus_devfn(int *devfnp, const char *devaddr); |
262 | 87ecb68b | pbrook | |
263 | 43c945f1 | Isaku Yamahata | int pci_parse_devaddr(const char *addr, int *domp, int *busp, |
264 | 43c945f1 | Isaku Yamahata | unsigned int *slotp, unsigned int *funcp); |
265 | e9283f8b | Jan Kiszka | int pci_read_devaddr(Monitor *mon, const char *addr, int *domp, int *busp, |
266 | e9283f8b | Jan Kiszka | unsigned *slotp);
|
267 | 880345c4 | aliguori | |
268 | 163c8a59 | Luiz Capitulino | void do_pci_info_print(Monitor *mon, const QObject *data); |
269 | 163c8a59 | Luiz Capitulino | void do_pci_info(Monitor *mon, QObject **ret_data);
|
270 | 783753fd | Isaku Yamahata | void pci_bridge_update_mappings(PCIBus *b);
|
271 | 87ecb68b | pbrook | |
272 | 4c92325b | Isaku Yamahata | void pci_device_deassert_intx(PCIDevice *dev);
|
273 | 4c92325b | Isaku Yamahata | |
274 | deb54399 | aliguori | static inline void |
275 | 64d50b8b | Michael S. Tsirkin | pci_set_byte(uint8_t *config, uint8_t val) |
276 | 64d50b8b | Michael S. Tsirkin | { |
277 | 64d50b8b | Michael S. Tsirkin | *config = val; |
278 | 64d50b8b | Michael S. Tsirkin | } |
279 | 64d50b8b | Michael S. Tsirkin | |
280 | 64d50b8b | Michael S. Tsirkin | static inline uint8_t |
281 | cb95c2e4 | Stefan Weil | pci_get_byte(const uint8_t *config)
|
282 | 64d50b8b | Michael S. Tsirkin | { |
283 | 64d50b8b | Michael S. Tsirkin | return *config;
|
284 | 64d50b8b | Michael S. Tsirkin | } |
285 | 64d50b8b | Michael S. Tsirkin | |
286 | 64d50b8b | Michael S. Tsirkin | static inline void |
287 | 14e12559 | Michael S. Tsirkin | pci_set_word(uint8_t *config, uint16_t val) |
288 | 14e12559 | Michael S. Tsirkin | { |
289 | 14e12559 | Michael S. Tsirkin | cpu_to_le16wu((uint16_t *)config, val); |
290 | 14e12559 | Michael S. Tsirkin | } |
291 | 14e12559 | Michael S. Tsirkin | |
292 | 14e12559 | Michael S. Tsirkin | static inline uint16_t |
293 | cb95c2e4 | Stefan Weil | pci_get_word(const uint8_t *config)
|
294 | 14e12559 | Michael S. Tsirkin | { |
295 | cb95c2e4 | Stefan Weil | return le16_to_cpupu((const uint16_t *)config); |
296 | 14e12559 | Michael S. Tsirkin | } |
297 | 14e12559 | Michael S. Tsirkin | |
298 | 14e12559 | Michael S. Tsirkin | static inline void |
299 | 14e12559 | Michael S. Tsirkin | pci_set_long(uint8_t *config, uint32_t val) |
300 | 14e12559 | Michael S. Tsirkin | { |
301 | 14e12559 | Michael S. Tsirkin | cpu_to_le32wu((uint32_t *)config, val); |
302 | 14e12559 | Michael S. Tsirkin | } |
303 | 14e12559 | Michael S. Tsirkin | |
304 | 14e12559 | Michael S. Tsirkin | static inline uint32_t |
305 | cb95c2e4 | Stefan Weil | pci_get_long(const uint8_t *config)
|
306 | 14e12559 | Michael S. Tsirkin | { |
307 | cb95c2e4 | Stefan Weil | return le32_to_cpupu((const uint32_t *)config); |
308 | 14e12559 | Michael S. Tsirkin | } |
309 | 14e12559 | Michael S. Tsirkin | |
310 | 14e12559 | Michael S. Tsirkin | static inline void |
311 | fb5ce7d2 | Isaku Yamahata | pci_set_quad(uint8_t *config, uint64_t val) |
312 | fb5ce7d2 | Isaku Yamahata | { |
313 | fb5ce7d2 | Isaku Yamahata | cpu_to_le64w((uint64_t *)config, val); |
314 | fb5ce7d2 | Isaku Yamahata | } |
315 | fb5ce7d2 | Isaku Yamahata | |
316 | fb5ce7d2 | Isaku Yamahata | static inline uint64_t |
317 | cb95c2e4 | Stefan Weil | pci_get_quad(const uint8_t *config)
|
318 | fb5ce7d2 | Isaku Yamahata | { |
319 | cb95c2e4 | Stefan Weil | return le64_to_cpup((const uint64_t *)config); |
320 | fb5ce7d2 | Isaku Yamahata | } |
321 | fb5ce7d2 | Isaku Yamahata | |
322 | fb5ce7d2 | Isaku Yamahata | static inline void |
323 | deb54399 | aliguori | pci_config_set_vendor_id(uint8_t *pci_config, uint16_t val) |
324 | deb54399 | aliguori | { |
325 | 14e12559 | Michael S. Tsirkin | pci_set_word(&pci_config[PCI_VENDOR_ID], val); |
326 | deb54399 | aliguori | } |
327 | deb54399 | aliguori | |
328 | deb54399 | aliguori | static inline void |
329 | deb54399 | aliguori | pci_config_set_device_id(uint8_t *pci_config, uint16_t val) |
330 | deb54399 | aliguori | { |
331 | 14e12559 | Michael S. Tsirkin | pci_set_word(&pci_config[PCI_DEVICE_ID], val); |
332 | deb54399 | aliguori | } |
333 | deb54399 | aliguori | |
334 | 173a543b | blueswir1 | static inline void |
335 | cf602c7b | Izik Eidus | pci_config_set_revision(uint8_t *pci_config, uint8_t val) |
336 | cf602c7b | Izik Eidus | { |
337 | cf602c7b | Izik Eidus | pci_set_byte(&pci_config[PCI_REVISION_ID], val); |
338 | cf602c7b | Izik Eidus | } |
339 | cf602c7b | Izik Eidus | |
340 | cf602c7b | Izik Eidus | static inline void |
341 | 173a543b | blueswir1 | pci_config_set_class(uint8_t *pci_config, uint16_t val) |
342 | 173a543b | blueswir1 | { |
343 | 14e12559 | Michael S. Tsirkin | pci_set_word(&pci_config[PCI_CLASS_DEVICE], val); |
344 | 173a543b | blueswir1 | } |
345 | 173a543b | blueswir1 | |
346 | cf602c7b | Izik Eidus | static inline void |
347 | cf602c7b | Izik Eidus | pci_config_set_prog_interface(uint8_t *pci_config, uint8_t val) |
348 | cf602c7b | Izik Eidus | { |
349 | cf602c7b | Izik Eidus | pci_set_byte(&pci_config[PCI_CLASS_PROG], val); |
350 | cf602c7b | Izik Eidus | } |
351 | cf602c7b | Izik Eidus | |
352 | cf602c7b | Izik Eidus | static inline void |
353 | cf602c7b | Izik Eidus | pci_config_set_interrupt_pin(uint8_t *pci_config, uint8_t val) |
354 | cf602c7b | Izik Eidus | { |
355 | cf602c7b | Izik Eidus | pci_set_byte(&pci_config[PCI_INTERRUPT_PIN], val); |
356 | cf602c7b | Izik Eidus | } |
357 | cf602c7b | Izik Eidus | |
358 | aabcf526 | Isaku Yamahata | /*
|
359 | aabcf526 | Isaku Yamahata | * helper functions to do bit mask operation on configuration space.
|
360 | aabcf526 | Isaku Yamahata | * Just to set bit, use test-and-set and discard returned value.
|
361 | aabcf526 | Isaku Yamahata | * Just to clear bit, use test-and-clear and discard returned value.
|
362 | aabcf526 | Isaku Yamahata | * NOTE: They aren't atomic.
|
363 | aabcf526 | Isaku Yamahata | */
|
364 | aabcf526 | Isaku Yamahata | static inline uint8_t |
365 | aabcf526 | Isaku Yamahata | pci_byte_test_and_clear_mask(uint8_t *config, uint8_t mask) |
366 | aabcf526 | Isaku Yamahata | { |
367 | aabcf526 | Isaku Yamahata | uint8_t val = pci_get_byte(config); |
368 | aabcf526 | Isaku Yamahata | pci_set_byte(config, val & ~mask); |
369 | aabcf526 | Isaku Yamahata | return val & mask;
|
370 | aabcf526 | Isaku Yamahata | } |
371 | aabcf526 | Isaku Yamahata | |
372 | aabcf526 | Isaku Yamahata | static inline uint8_t |
373 | aabcf526 | Isaku Yamahata | pci_byte_test_and_set_mask(uint8_t *config, uint8_t mask) |
374 | aabcf526 | Isaku Yamahata | { |
375 | aabcf526 | Isaku Yamahata | uint8_t val = pci_get_byte(config); |
376 | aabcf526 | Isaku Yamahata | pci_set_byte(config, val | mask); |
377 | aabcf526 | Isaku Yamahata | return val & mask;
|
378 | aabcf526 | Isaku Yamahata | } |
379 | aabcf526 | Isaku Yamahata | |
380 | aabcf526 | Isaku Yamahata | static inline uint16_t |
381 | aabcf526 | Isaku Yamahata | pci_word_test_and_clear_mask(uint8_t *config, uint16_t mask) |
382 | aabcf526 | Isaku Yamahata | { |
383 | aabcf526 | Isaku Yamahata | uint16_t val = pci_get_word(config); |
384 | aabcf526 | Isaku Yamahata | pci_set_word(config, val & ~mask); |
385 | aabcf526 | Isaku Yamahata | return val & mask;
|
386 | aabcf526 | Isaku Yamahata | } |
387 | aabcf526 | Isaku Yamahata | |
388 | aabcf526 | Isaku Yamahata | static inline uint16_t |
389 | aabcf526 | Isaku Yamahata | pci_word_test_and_set_mask(uint8_t *config, uint16_t mask) |
390 | aabcf526 | Isaku Yamahata | { |
391 | aabcf526 | Isaku Yamahata | uint16_t val = pci_get_word(config); |
392 | aabcf526 | Isaku Yamahata | pci_set_word(config, val | mask); |
393 | aabcf526 | Isaku Yamahata | return val & mask;
|
394 | aabcf526 | Isaku Yamahata | } |
395 | aabcf526 | Isaku Yamahata | |
396 | aabcf526 | Isaku Yamahata | static inline uint32_t |
397 | aabcf526 | Isaku Yamahata | pci_long_test_and_clear_mask(uint8_t *config, uint32_t mask) |
398 | aabcf526 | Isaku Yamahata | { |
399 | aabcf526 | Isaku Yamahata | uint32_t val = pci_get_long(config); |
400 | aabcf526 | Isaku Yamahata | pci_set_long(config, val & ~mask); |
401 | aabcf526 | Isaku Yamahata | return val & mask;
|
402 | aabcf526 | Isaku Yamahata | } |
403 | aabcf526 | Isaku Yamahata | |
404 | aabcf526 | Isaku Yamahata | static inline uint32_t |
405 | aabcf526 | Isaku Yamahata | pci_long_test_and_set_mask(uint8_t *config, uint32_t mask) |
406 | aabcf526 | Isaku Yamahata | { |
407 | aabcf526 | Isaku Yamahata | uint32_t val = pci_get_long(config); |
408 | aabcf526 | Isaku Yamahata | pci_set_long(config, val | mask); |
409 | aabcf526 | Isaku Yamahata | return val & mask;
|
410 | aabcf526 | Isaku Yamahata | } |
411 | aabcf526 | Isaku Yamahata | |
412 | aabcf526 | Isaku Yamahata | static inline uint64_t |
413 | aabcf526 | Isaku Yamahata | pci_quad_test_and_clear_mask(uint8_t *config, uint64_t mask) |
414 | aabcf526 | Isaku Yamahata | { |
415 | aabcf526 | Isaku Yamahata | uint64_t val = pci_get_quad(config); |
416 | aabcf526 | Isaku Yamahata | pci_set_quad(config, val & ~mask); |
417 | aabcf526 | Isaku Yamahata | return val & mask;
|
418 | aabcf526 | Isaku Yamahata | } |
419 | aabcf526 | Isaku Yamahata | |
420 | aabcf526 | Isaku Yamahata | static inline uint64_t |
421 | aabcf526 | Isaku Yamahata | pci_quad_test_and_set_mask(uint8_t *config, uint64_t mask) |
422 | aabcf526 | Isaku Yamahata | { |
423 | aabcf526 | Isaku Yamahata | uint64_t val = pci_get_quad(config); |
424 | aabcf526 | Isaku Yamahata | pci_set_quad(config, val | mask); |
425 | aabcf526 | Isaku Yamahata | return val & mask;
|
426 | aabcf526 | Isaku Yamahata | } |
427 | aabcf526 | Isaku Yamahata | |
428 | 81a322d4 | Gerd Hoffmann | typedef int (*pci_qdev_initfn)(PCIDevice *dev); |
429 | 0aab0d3a | Gerd Hoffmann | typedef struct { |
430 | 0aab0d3a | Gerd Hoffmann | DeviceInfo qdev; |
431 | 0aab0d3a | Gerd Hoffmann | pci_qdev_initfn init; |
432 | e3936fa5 | Gerd Hoffmann | PCIUnregisterFunc *exit; |
433 | 0aab0d3a | Gerd Hoffmann | PCIConfigReadFunc *config_read; |
434 | 0aab0d3a | Gerd Hoffmann | PCIConfigWriteFunc *config_write; |
435 | a9f49946 | Isaku Yamahata | |
436 | e327e323 | Isaku Yamahata | /*
|
437 | e327e323 | Isaku Yamahata | * pci-to-pci bridge or normal device.
|
438 | e327e323 | Isaku Yamahata | * This doesn't mean pci host switch.
|
439 | e327e323 | Isaku Yamahata | * When card bus bridge is supported, this would be enhanced.
|
440 | e327e323 | Isaku Yamahata | */
|
441 | e327e323 | Isaku Yamahata | int is_bridge;
|
442 | fb231628 | Isaku Yamahata | |
443 | a9f49946 | Isaku Yamahata | /* pcie stuff */
|
444 | 3c217c14 | Isaku Yamahata | int is_express; /* is this device pci express? */ |
445 | 8c52c8f3 | Gerd Hoffmann | |
446 | 180c22e1 | Gerd Hoffmann | /* device isn't hot-pluggable */
|
447 | 180c22e1 | Gerd Hoffmann | int no_hotplug;
|
448 | 180c22e1 | Gerd Hoffmann | |
449 | 8c52c8f3 | Gerd Hoffmann | /* rom bar */
|
450 | 8c52c8f3 | Gerd Hoffmann | const char *romfile; |
451 | 0aab0d3a | Gerd Hoffmann | } PCIDeviceInfo; |
452 | 0aab0d3a | Gerd Hoffmann | |
453 | 0aab0d3a | Gerd Hoffmann | void pci_qdev_register(PCIDeviceInfo *info);
|
454 | 0aab0d3a | Gerd Hoffmann | void pci_qdev_register_many(PCIDeviceInfo *info);
|
455 | 6b1b92d3 | Paul Brook | |
456 | 49823868 | Isaku Yamahata | PCIDevice *pci_create_multifunction(PCIBus *bus, int devfn, bool multifunction, |
457 | 49823868 | Isaku Yamahata | const char *name); |
458 | 49823868 | Isaku Yamahata | PCIDevice *pci_create_simple_multifunction(PCIBus *bus, int devfn,
|
459 | 49823868 | Isaku Yamahata | bool multifunction,
|
460 | 49823868 | Isaku Yamahata | const char *name); |
461 | 7cc050b1 | Blue Swirl | PCIDevice *pci_try_create_multifunction(PCIBus *bus, int devfn,
|
462 | 7cc050b1 | Blue Swirl | bool multifunction,
|
463 | 7cc050b1 | Blue Swirl | const char *name); |
464 | 499cf102 | Markus Armbruster | PCIDevice *pci_create(PCIBus *bus, int devfn, const char *name); |
465 | 6b1b92d3 | Paul Brook | PCIDevice *pci_create_simple(PCIBus *bus, int devfn, const char *name); |
466 | 7cc050b1 | Blue Swirl | PCIDevice *pci_try_create(PCIBus *bus, int devfn, const char *name); |
467 | 6b1b92d3 | Paul Brook | |
468 | 3c18685f | Isaku Yamahata | static inline int pci_is_express(const PCIDevice *d) |
469 | a9f49946 | Isaku Yamahata | { |
470 | a9f49946 | Isaku Yamahata | return d->cap_present & QEMU_PCI_CAP_EXPRESS;
|
471 | a9f49946 | Isaku Yamahata | } |
472 | a9f49946 | Isaku Yamahata | |
473 | 3c18685f | Isaku Yamahata | static inline uint32_t pci_config_size(const PCIDevice *d) |
474 | a9f49946 | Isaku Yamahata | { |
475 | a9f49946 | Isaku Yamahata | return pci_is_express(d) ? PCIE_CONFIG_SPACE_SIZE : PCI_CONFIG_SPACE_SIZE;
|
476 | a9f49946 | Isaku Yamahata | } |
477 | a9f49946 | Isaku Yamahata | |
478 | 87ecb68b | pbrook | #endif |