« Previous | Next » 

Revision d4c430a8

IDd4c430a80f000d722bb70287af4d4c184a8d7006

Added by Paul Brook over 11 years ago

Large page TLB flush

QEMU uses a fixed page size for the CPU TLB. If the guest uses large
pages then we effectively split these into multiple smaller pages, and
populate the corresponding TLB entries on demand.

When the guest invalidates the TLB by virtual address we must invalidate
all entries covered by the large page. However the address used to
invalidate the entry may not be present in the QEMU TLB, so we do not
know which regions to clear.

Implementing a full vaiable size TLB is hard and slow, so just keep a
simple address/mask pair to record which addresses may have been mapped by
large pages. If the guest invalidates this region then flush the
whole TLB.

Signed-off-by: Paul Brook <>

Files

  • added
  • modified
  • copied
  • renamed
  • deleted

View differences