root / hw / ppc_prep.c @ e1dad5a6
History | View | Annotate | Download (21 kB)
1 | 9a64fbe4 | bellard | /*
|
---|---|---|---|
2 | a541f297 | bellard | * QEMU PPC PREP hardware System Emulator
|
3 | 5fafdf24 | ths | *
|
4 | 47103572 | j_mayer | * Copyright (c) 2003-2007 Jocelyn Mayer
|
5 | 5fafdf24 | ths | *
|
6 | a541f297 | bellard | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 | a541f297 | bellard | * of this software and associated documentation files (the "Software"), to deal
|
8 | a541f297 | bellard | * in the Software without restriction, including without limitation the rights
|
9 | a541f297 | bellard | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 | a541f297 | bellard | * copies of the Software, and to permit persons to whom the Software is
|
11 | a541f297 | bellard | * furnished to do so, subject to the following conditions:
|
12 | a541f297 | bellard | *
|
13 | a541f297 | bellard | * The above copyright notice and this permission notice shall be included in
|
14 | a541f297 | bellard | * all copies or substantial portions of the Software.
|
15 | a541f297 | bellard | *
|
16 | a541f297 | bellard | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 | a541f297 | bellard | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 | a541f297 | bellard | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 | a541f297 | bellard | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 | a541f297 | bellard | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 | a541f297 | bellard | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 | a541f297 | bellard | * THE SOFTWARE.
|
23 | 9a64fbe4 | bellard | */
|
24 | 87ecb68b | pbrook | #include "hw.h" |
25 | 87ecb68b | pbrook | #include "nvram.h" |
26 | 87ecb68b | pbrook | #include "pc.h" |
27 | 87ecb68b | pbrook | #include "fdc.h" |
28 | 87ecb68b | pbrook | #include "net.h" |
29 | 87ecb68b | pbrook | #include "sysemu.h" |
30 | 87ecb68b | pbrook | #include "isa.h" |
31 | 87ecb68b | pbrook | #include "pci.h" |
32 | 87ecb68b | pbrook | #include "ppc.h" |
33 | 87ecb68b | pbrook | #include "boards.h" |
34 | 9fddaa0c | bellard | |
35 | 9a64fbe4 | bellard | //#define HARD_DEBUG_PPC_IO
|
36 | a541f297 | bellard | //#define DEBUG_PPC_IO
|
37 | 9a64fbe4 | bellard | |
38 | fe33cc71 | j_mayer | /* SMP is not enabled, for now */
|
39 | fe33cc71 | j_mayer | #define MAX_CPUS 1 |
40 | fe33cc71 | j_mayer | |
41 | b6b8bd18 | bellard | #define BIOS_FILENAME "ppc_rom.bin" |
42 | b6b8bd18 | bellard | #define KERNEL_LOAD_ADDR 0x01000000 |
43 | b6b8bd18 | bellard | #define INITRD_LOAD_ADDR 0x01800000 |
44 | 64201201 | bellard | |
45 | 9a64fbe4 | bellard | extern int loglevel; |
46 | 9a64fbe4 | bellard | extern FILE *logfile;
|
47 | 9a64fbe4 | bellard | |
48 | 9a64fbe4 | bellard | #if defined (HARD_DEBUG_PPC_IO) && !defined (DEBUG_PPC_IO)
|
49 | 9a64fbe4 | bellard | #define DEBUG_PPC_IO
|
50 | 9a64fbe4 | bellard | #endif
|
51 | 9a64fbe4 | bellard | |
52 | 9a64fbe4 | bellard | #if defined (HARD_DEBUG_PPC_IO)
|
53 | 9a64fbe4 | bellard | #define PPC_IO_DPRINTF(fmt, args...) \
|
54 | 9a64fbe4 | bellard | do { \
|
55 | b6b8bd18 | bellard | if (loglevel & CPU_LOG_IOPORT) { \
|
56 | 9a64fbe4 | bellard | fprintf(logfile, "%s: " fmt, __func__ , ##args); \ |
57 | 9a64fbe4 | bellard | } else { \
|
58 | 9a64fbe4 | bellard | printf("%s : " fmt, __func__ , ##args); \ |
59 | 9a64fbe4 | bellard | } \ |
60 | 9a64fbe4 | bellard | } while (0) |
61 | 9a64fbe4 | bellard | #elif defined (DEBUG_PPC_IO)
|
62 | 9a64fbe4 | bellard | #define PPC_IO_DPRINTF(fmt, args...) \
|
63 | 9a64fbe4 | bellard | do { \
|
64 | b6b8bd18 | bellard | if (loglevel & CPU_LOG_IOPORT) { \
|
65 | 9a64fbe4 | bellard | fprintf(logfile, "%s: " fmt, __func__ , ##args); \ |
66 | 9a64fbe4 | bellard | } \ |
67 | 9a64fbe4 | bellard | } while (0) |
68 | 9a64fbe4 | bellard | #else
|
69 | 9a64fbe4 | bellard | #define PPC_IO_DPRINTF(fmt, args...) do { } while (0) |
70 | 9a64fbe4 | bellard | #endif
|
71 | 9a64fbe4 | bellard | |
72 | 64201201 | bellard | /* Constants for devices init */
|
73 | a541f297 | bellard | static const int ide_iobase[2] = { 0x1f0, 0x170 }; |
74 | a541f297 | bellard | static const int ide_iobase2[2] = { 0x3f6, 0x376 }; |
75 | a541f297 | bellard | static const int ide_irq[2] = { 13, 13 }; |
76 | a541f297 | bellard | |
77 | a541f297 | bellard | #define NE2000_NB_MAX 6 |
78 | a541f297 | bellard | |
79 | a541f297 | bellard | static uint32_t ne2000_io[NE2000_NB_MAX] = { 0x300, 0x320, 0x340, 0x360, 0x280, 0x380 }; |
80 | a541f297 | bellard | static int ne2000_irq[NE2000_NB_MAX] = { 9, 10, 11, 3, 4, 5 }; |
81 | 9a64fbe4 | bellard | |
82 | 64201201 | bellard | //static PITState *pit;
|
83 | 64201201 | bellard | |
84 | 64201201 | bellard | /* ISA IO ports bridge */
|
85 | 9a64fbe4 | bellard | #define PPC_IO_BASE 0x80000000 |
86 | 9a64fbe4 | bellard | |
87 | 64201201 | bellard | /* Speaker port 0x61 */
|
88 | 64201201 | bellard | int speaker_data_on;
|
89 | 64201201 | bellard | int dummy_refresh_clock;
|
90 | 64201201 | bellard | |
91 | 36081602 | j_mayer | static void speaker_ioport_write (void *opaque, uint32_t addr, uint32_t val) |
92 | 9a64fbe4 | bellard | { |
93 | a541f297 | bellard | #if 0
|
94 | 64201201 | bellard | speaker_data_on = (val >> 1) & 1;
|
95 | 64201201 | bellard | pit_set_gate(pit, 2, val & 1);
|
96 | a541f297 | bellard | #endif
|
97 | 9a64fbe4 | bellard | } |
98 | 9a64fbe4 | bellard | |
99 | 47103572 | j_mayer | static uint32_t speaker_ioport_read (void *opaque, uint32_t addr) |
100 | 9a64fbe4 | bellard | { |
101 | a541f297 | bellard | #if 0
|
102 | 64201201 | bellard | int out;
|
103 | 64201201 | bellard | out = pit_get_out(pit, 2, qemu_get_clock(vm_clock));
|
104 | 64201201 | bellard | dummy_refresh_clock ^= 1;
|
105 | 64201201 | bellard | return (speaker_data_on << 1) | pit_get_gate(pit, 2) | (out << 5) |
|
106 | 47103572 | j_mayer | (dummy_refresh_clock << 4);
|
107 | a541f297 | bellard | #endif
|
108 | 64201201 | bellard | return 0; |
109 | 9a64fbe4 | bellard | } |
110 | 9a64fbe4 | bellard | |
111 | 64201201 | bellard | /* PCI intack register */
|
112 | 64201201 | bellard | /* Read-only register (?) */
|
113 | 47103572 | j_mayer | static void _PPC_intack_write (void *opaque, |
114 | 47103572 | j_mayer | target_phys_addr_t addr, uint32_t value) |
115 | 64201201 | bellard | { |
116 | 64201201 | bellard | // printf("%s: 0x%08x => 0x%08x\n", __func__, addr, value);
|
117 | 64201201 | bellard | } |
118 | 64201201 | bellard | |
119 | b068d6a7 | j_mayer | static always_inline uint32_t _PPC_intack_read (target_phys_addr_t addr)
|
120 | 64201201 | bellard | { |
121 | 64201201 | bellard | uint32_t retval = 0;
|
122 | 64201201 | bellard | |
123 | 64201201 | bellard | if (addr == 0xBFFFFFF0) |
124 | 3de388f6 | bellard | retval = pic_intack_read(isa_pic); |
125 | 36081602 | j_mayer | // printf("%s: 0x%08x <= %d\n", __func__, addr, retval);
|
126 | 64201201 | bellard | |
127 | 64201201 | bellard | return retval;
|
128 | 64201201 | bellard | } |
129 | 64201201 | bellard | |
130 | a4193c8a | bellard | static uint32_t PPC_intack_readb (void *opaque, target_phys_addr_t addr) |
131 | 64201201 | bellard | { |
132 | 64201201 | bellard | return _PPC_intack_read(addr);
|
133 | 64201201 | bellard | } |
134 | 64201201 | bellard | |
135 | a4193c8a | bellard | static uint32_t PPC_intack_readw (void *opaque, target_phys_addr_t addr) |
136 | 9a64fbe4 | bellard | { |
137 | f658b4db | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
138 | 64201201 | bellard | return bswap16(_PPC_intack_read(addr));
|
139 | 64201201 | bellard | #else
|
140 | 64201201 | bellard | return _PPC_intack_read(addr);
|
141 | f658b4db | bellard | #endif
|
142 | 9a64fbe4 | bellard | } |
143 | 9a64fbe4 | bellard | |
144 | a4193c8a | bellard | static uint32_t PPC_intack_readl (void *opaque, target_phys_addr_t addr) |
145 | 9a64fbe4 | bellard | { |
146 | f658b4db | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
147 | 64201201 | bellard | return bswap32(_PPC_intack_read(addr));
|
148 | 64201201 | bellard | #else
|
149 | 64201201 | bellard | return _PPC_intack_read(addr);
|
150 | f658b4db | bellard | #endif
|
151 | 9a64fbe4 | bellard | } |
152 | 9a64fbe4 | bellard | |
153 | 64201201 | bellard | static CPUWriteMemoryFunc *PPC_intack_write[] = {
|
154 | 64201201 | bellard | &_PPC_intack_write, |
155 | 64201201 | bellard | &_PPC_intack_write, |
156 | 64201201 | bellard | &_PPC_intack_write, |
157 | 64201201 | bellard | }; |
158 | 64201201 | bellard | |
159 | 64201201 | bellard | static CPUReadMemoryFunc *PPC_intack_read[] = {
|
160 | 64201201 | bellard | &PPC_intack_readb, |
161 | 64201201 | bellard | &PPC_intack_readw, |
162 | 64201201 | bellard | &PPC_intack_readl, |
163 | 64201201 | bellard | }; |
164 | 64201201 | bellard | |
165 | 64201201 | bellard | /* PowerPC control and status registers */
|
166 | 64201201 | bellard | #if 0 // Not used
|
167 | 64201201 | bellard | static struct {
|
168 | 64201201 | bellard | /* IDs */
|
169 | 64201201 | bellard | uint32_t veni_devi;
|
170 | 64201201 | bellard | uint32_t revi;
|
171 | 64201201 | bellard | /* Control and status */
|
172 | 64201201 | bellard | uint32_t gcsr;
|
173 | 64201201 | bellard | uint32_t xcfr;
|
174 | 64201201 | bellard | uint32_t ct32;
|
175 | 64201201 | bellard | uint32_t mcsr;
|
176 | 64201201 | bellard | /* General purpose registers */
|
177 | 64201201 | bellard | uint32_t gprg[6];
|
178 | 64201201 | bellard | /* Exceptions */
|
179 | 64201201 | bellard | uint32_t feen;
|
180 | 64201201 | bellard | uint32_t fest;
|
181 | 64201201 | bellard | uint32_t fema;
|
182 | 64201201 | bellard | uint32_t fecl;
|
183 | 64201201 | bellard | uint32_t eeen;
|
184 | 64201201 | bellard | uint32_t eest;
|
185 | 64201201 | bellard | uint32_t eecl;
|
186 | 64201201 | bellard | uint32_t eeint;
|
187 | 64201201 | bellard | uint32_t eemck0;
|
188 | 64201201 | bellard | uint32_t eemck1;
|
189 | 64201201 | bellard | /* Error diagnostic */
|
190 | 64201201 | bellard | } XCSR;
|
191 | 64201201 | bellard | |
192 | 36081602 | j_mayer | static void PPC_XCSR_writeb (void *opaque,
|
193 | 36081602 | j_mayer | target_phys_addr_t addr, uint32_t value)
|
194 | 64201201 | bellard | {
|
195 | 64201201 | bellard | printf("%s: 0x%08lx => 0x%08x\n", __func__, (long)addr, value);
|
196 | 64201201 | bellard | }
|
197 | 64201201 | bellard | |
198 | 36081602 | j_mayer | static void PPC_XCSR_writew (void *opaque,
|
199 | 36081602 | j_mayer | target_phys_addr_t addr, uint32_t value)
|
200 | 9a64fbe4 | bellard | {
|
201 | f658b4db | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
202 | 64201201 | bellard | value = bswap16(value);
|
203 | f658b4db | bellard | #endif
|
204 | 64201201 | bellard | printf("%s: 0x%08lx => 0x%08x\n", __func__, (long)addr, value); |
205 | 9a64fbe4 | bellard | } |
206 | 9a64fbe4 | bellard | |
207 | 36081602 | j_mayer | static void PPC_XCSR_writel (void *opaque, |
208 | 36081602 | j_mayer | target_phys_addr_t addr, uint32_t value) |
209 | 9a64fbe4 | bellard | { |
210 | f658b4db | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
211 | 64201201 | bellard | value = bswap32(value); |
212 | f658b4db | bellard | #endif
|
213 | 64201201 | bellard | printf("%s: 0x%08lx => 0x%08x\n", __func__, (long)addr, value); |
214 | 9a64fbe4 | bellard | } |
215 | 9a64fbe4 | bellard | |
216 | a4193c8a | bellard | static uint32_t PPC_XCSR_readb (void *opaque, target_phys_addr_t addr) |
217 | 64201201 | bellard | { |
218 | 64201201 | bellard | uint32_t retval = 0;
|
219 | 9a64fbe4 | bellard | |
220 | 64201201 | bellard | printf("%s: 0x%08lx <= %d\n", __func__, (long)addr, retval); |
221 | 9a64fbe4 | bellard | |
222 | 64201201 | bellard | return retval;
|
223 | 64201201 | bellard | } |
224 | 64201201 | bellard | |
225 | a4193c8a | bellard | static uint32_t PPC_XCSR_readw (void *opaque, target_phys_addr_t addr) |
226 | 9a64fbe4 | bellard | { |
227 | 64201201 | bellard | uint32_t retval = 0;
|
228 | 64201201 | bellard | |
229 | 64201201 | bellard | printf("%s: 0x%08lx <= %d\n", __func__, (long)addr, retval); |
230 | 64201201 | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
231 | 64201201 | bellard | retval = bswap16(retval); |
232 | 64201201 | bellard | #endif
|
233 | 64201201 | bellard | |
234 | 64201201 | bellard | return retval;
|
235 | 9a64fbe4 | bellard | } |
236 | 9a64fbe4 | bellard | |
237 | a4193c8a | bellard | static uint32_t PPC_XCSR_readl (void *opaque, target_phys_addr_t addr) |
238 | 9a64fbe4 | bellard | { |
239 | 9a64fbe4 | bellard | uint32_t retval = 0;
|
240 | 9a64fbe4 | bellard | |
241 | 64201201 | bellard | printf("%s: 0x%08lx <= %d\n", __func__, (long)addr, retval); |
242 | 64201201 | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
243 | 64201201 | bellard | retval = bswap32(retval); |
244 | 64201201 | bellard | #endif
|
245 | 9a64fbe4 | bellard | |
246 | 9a64fbe4 | bellard | return retval;
|
247 | 9a64fbe4 | bellard | } |
248 | 9a64fbe4 | bellard | |
249 | 64201201 | bellard | static CPUWriteMemoryFunc *PPC_XCSR_write[] = {
|
250 | 64201201 | bellard | &PPC_XCSR_writeb, |
251 | 64201201 | bellard | &PPC_XCSR_writew, |
252 | 64201201 | bellard | &PPC_XCSR_writel, |
253 | 9a64fbe4 | bellard | }; |
254 | 9a64fbe4 | bellard | |
255 | 64201201 | bellard | static CPUReadMemoryFunc *PPC_XCSR_read[] = {
|
256 | 64201201 | bellard | &PPC_XCSR_readb, |
257 | 64201201 | bellard | &PPC_XCSR_readw, |
258 | 64201201 | bellard | &PPC_XCSR_readl, |
259 | 9a64fbe4 | bellard | }; |
260 | b6b8bd18 | bellard | #endif
|
261 | 9a64fbe4 | bellard | |
262 | 64201201 | bellard | /* Fake super-io ports for PREP platform (Intel 82378ZB) */
|
263 | 64201201 | bellard | typedef struct sysctrl_t { |
264 | c4781a51 | j_mayer | qemu_irq reset_irq; |
265 | 64201201 | bellard | m48t59_t *nvram; |
266 | 64201201 | bellard | uint8_t state; |
267 | 64201201 | bellard | uint8_t syscontrol; |
268 | 64201201 | bellard | uint8_t fake_io[2];
|
269 | da9b266b | bellard | int contiguous_map;
|
270 | fb3444b8 | bellard | int endian;
|
271 | 64201201 | bellard | } sysctrl_t; |
272 | 9a64fbe4 | bellard | |
273 | 64201201 | bellard | enum {
|
274 | 64201201 | bellard | STATE_HARDFILE = 0x01,
|
275 | 9a64fbe4 | bellard | }; |
276 | 9a64fbe4 | bellard | |
277 | 64201201 | bellard | static sysctrl_t *sysctrl;
|
278 | 9a64fbe4 | bellard | |
279 | a541f297 | bellard | static void PREP_io_write (void *opaque, uint32_t addr, uint32_t val) |
280 | 9a64fbe4 | bellard | { |
281 | 64201201 | bellard | sysctrl_t *sysctrl = opaque; |
282 | 64201201 | bellard | |
283 | 64201201 | bellard | PPC_IO_DPRINTF("0x%08lx => 0x%08x\n", (long)addr - PPC_IO_BASE, val); |
284 | 64201201 | bellard | sysctrl->fake_io[addr - 0x0398] = val;
|
285 | 9a64fbe4 | bellard | } |
286 | 9a64fbe4 | bellard | |
287 | a541f297 | bellard | static uint32_t PREP_io_read (void *opaque, uint32_t addr) |
288 | 9a64fbe4 | bellard | { |
289 | 64201201 | bellard | sysctrl_t *sysctrl = opaque; |
290 | 9a64fbe4 | bellard | |
291 | 64201201 | bellard | PPC_IO_DPRINTF("0x%08lx <= 0x%08x\n", (long)addr - PPC_IO_BASE, |
292 | 64201201 | bellard | sysctrl->fake_io[addr - 0x0398]);
|
293 | 64201201 | bellard | return sysctrl->fake_io[addr - 0x0398]; |
294 | 64201201 | bellard | } |
295 | 9a64fbe4 | bellard | |
296 | a541f297 | bellard | static void PREP_io_800_writeb (void *opaque, uint32_t addr, uint32_t val) |
297 | 9a64fbe4 | bellard | { |
298 | 64201201 | bellard | sysctrl_t *sysctrl = opaque; |
299 | 64201201 | bellard | |
300 | 64201201 | bellard | PPC_IO_DPRINTF("0x%08lx => 0x%08x\n", (long)addr - PPC_IO_BASE, val); |
301 | 9a64fbe4 | bellard | switch (addr) {
|
302 | 9a64fbe4 | bellard | case 0x0092: |
303 | 9a64fbe4 | bellard | /* Special port 92 */
|
304 | 9a64fbe4 | bellard | /* Check soft reset asked */
|
305 | 64201201 | bellard | if (val & 0x01) { |
306 | c4781a51 | j_mayer | qemu_irq_raise(sysctrl->reset_irq); |
307 | c4781a51 | j_mayer | } else {
|
308 | c4781a51 | j_mayer | qemu_irq_lower(sysctrl->reset_irq); |
309 | 9a64fbe4 | bellard | } |
310 | 9a64fbe4 | bellard | /* Check LE mode */
|
311 | 64201201 | bellard | if (val & 0x02) { |
312 | fb3444b8 | bellard | sysctrl->endian = 1;
|
313 | fb3444b8 | bellard | } else {
|
314 | fb3444b8 | bellard | sysctrl->endian = 0;
|
315 | 9a64fbe4 | bellard | } |
316 | 9a64fbe4 | bellard | break;
|
317 | 64201201 | bellard | case 0x0800: |
318 | 64201201 | bellard | /* Motorola CPU configuration register : read-only */
|
319 | 64201201 | bellard | break;
|
320 | 64201201 | bellard | case 0x0802: |
321 | 64201201 | bellard | /* Motorola base module feature register : read-only */
|
322 | 64201201 | bellard | break;
|
323 | 64201201 | bellard | case 0x0803: |
324 | 64201201 | bellard | /* Motorola base module status register : read-only */
|
325 | 64201201 | bellard | break;
|
326 | 9a64fbe4 | bellard | case 0x0808: |
327 | 64201201 | bellard | /* Hardfile light register */
|
328 | 64201201 | bellard | if (val & 1) |
329 | 64201201 | bellard | sysctrl->state |= STATE_HARDFILE; |
330 | 64201201 | bellard | else
|
331 | 64201201 | bellard | sysctrl->state &= ~STATE_HARDFILE; |
332 | 9a64fbe4 | bellard | break;
|
333 | 9a64fbe4 | bellard | case 0x0810: |
334 | 9a64fbe4 | bellard | /* Password protect 1 register */
|
335 | 64201201 | bellard | if (sysctrl->nvram != NULL) |
336 | 64201201 | bellard | m48t59_toggle_lock(sysctrl->nvram, 1);
|
337 | 9a64fbe4 | bellard | break;
|
338 | 9a64fbe4 | bellard | case 0x0812: |
339 | 9a64fbe4 | bellard | /* Password protect 2 register */
|
340 | 64201201 | bellard | if (sysctrl->nvram != NULL) |
341 | 64201201 | bellard | m48t59_toggle_lock(sysctrl->nvram, 2);
|
342 | 9a64fbe4 | bellard | break;
|
343 | 9a64fbe4 | bellard | case 0x0814: |
344 | 64201201 | bellard | /* L2 invalidate register */
|
345 | c68ea704 | bellard | // tlb_flush(first_cpu, 1);
|
346 | 9a64fbe4 | bellard | break;
|
347 | 9a64fbe4 | bellard | case 0x081C: |
348 | 9a64fbe4 | bellard | /* system control register */
|
349 | 64201201 | bellard | sysctrl->syscontrol = val & 0x0F;
|
350 | 9a64fbe4 | bellard | break;
|
351 | 9a64fbe4 | bellard | case 0x0850: |
352 | 9a64fbe4 | bellard | /* I/O map type register */
|
353 | da9b266b | bellard | sysctrl->contiguous_map = val & 0x01;
|
354 | 9a64fbe4 | bellard | break;
|
355 | 9a64fbe4 | bellard | default:
|
356 | 64201201 | bellard | printf("ERROR: unaffected IO port write: %04lx => %02x\n",
|
357 | 64201201 | bellard | (long)addr, val);
|
358 | 9a64fbe4 | bellard | break;
|
359 | 9a64fbe4 | bellard | } |
360 | 9a64fbe4 | bellard | } |
361 | 9a64fbe4 | bellard | |
362 | a541f297 | bellard | static uint32_t PREP_io_800_readb (void *opaque, uint32_t addr) |
363 | 9a64fbe4 | bellard | { |
364 | 64201201 | bellard | sysctrl_t *sysctrl = opaque; |
365 | 9a64fbe4 | bellard | uint32_t retval = 0xFF;
|
366 | 9a64fbe4 | bellard | |
367 | 9a64fbe4 | bellard | switch (addr) {
|
368 | 9a64fbe4 | bellard | case 0x0092: |
369 | 9a64fbe4 | bellard | /* Special port 92 */
|
370 | 64201201 | bellard | retval = 0x00;
|
371 | 64201201 | bellard | break;
|
372 | 64201201 | bellard | case 0x0800: |
373 | 64201201 | bellard | /* Motorola CPU configuration register */
|
374 | 64201201 | bellard | retval = 0xEF; /* MPC750 */ |
375 | 64201201 | bellard | break;
|
376 | 64201201 | bellard | case 0x0802: |
377 | 64201201 | bellard | /* Motorola Base module feature register */
|
378 | 64201201 | bellard | retval = 0xAD; /* No ESCC, PMC slot neither ethernet */ |
379 | 64201201 | bellard | break;
|
380 | 64201201 | bellard | case 0x0803: |
381 | 64201201 | bellard | /* Motorola base module status register */
|
382 | 64201201 | bellard | retval = 0xE0; /* Standard MPC750 */ |
383 | 9a64fbe4 | bellard | break;
|
384 | 9a64fbe4 | bellard | case 0x080C: |
385 | 9a64fbe4 | bellard | /* Equipment present register:
|
386 | 9a64fbe4 | bellard | * no L2 cache
|
387 | 9a64fbe4 | bellard | * no upgrade processor
|
388 | 9a64fbe4 | bellard | * no cards in PCI slots
|
389 | 9a64fbe4 | bellard | * SCSI fuse is bad
|
390 | 9a64fbe4 | bellard | */
|
391 | 64201201 | bellard | retval = 0x3C;
|
392 | 64201201 | bellard | break;
|
393 | 64201201 | bellard | case 0x0810: |
394 | 64201201 | bellard | /* Motorola base module extended feature register */
|
395 | 64201201 | bellard | retval = 0x39; /* No USB, CF and PCI bridge. NVRAM present */ |
396 | 9a64fbe4 | bellard | break;
|
397 | da9b266b | bellard | case 0x0814: |
398 | da9b266b | bellard | /* L2 invalidate: don't care */
|
399 | da9b266b | bellard | break;
|
400 | 9a64fbe4 | bellard | case 0x0818: |
401 | 9a64fbe4 | bellard | /* Keylock */
|
402 | 9a64fbe4 | bellard | retval = 0x00;
|
403 | 9a64fbe4 | bellard | break;
|
404 | 9a64fbe4 | bellard | case 0x081C: |
405 | 9a64fbe4 | bellard | /* system control register
|
406 | 9a64fbe4 | bellard | * 7 - 6 / 1 - 0: L2 cache enable
|
407 | 9a64fbe4 | bellard | */
|
408 | 64201201 | bellard | retval = sysctrl->syscontrol; |
409 | 9a64fbe4 | bellard | break;
|
410 | 9a64fbe4 | bellard | case 0x0823: |
411 | 9a64fbe4 | bellard | /* */
|
412 | 9a64fbe4 | bellard | retval = 0x03; /* no L2 cache */ |
413 | 9a64fbe4 | bellard | break;
|
414 | 9a64fbe4 | bellard | case 0x0850: |
415 | 9a64fbe4 | bellard | /* I/O map type register */
|
416 | da9b266b | bellard | retval = sysctrl->contiguous_map; |
417 | 9a64fbe4 | bellard | break;
|
418 | 9a64fbe4 | bellard | default:
|
419 | 64201201 | bellard | printf("ERROR: unaffected IO port: %04lx read\n", (long)addr); |
420 | 9a64fbe4 | bellard | break;
|
421 | 9a64fbe4 | bellard | } |
422 | 64201201 | bellard | PPC_IO_DPRINTF("0x%08lx <= 0x%08x\n", (long)addr - PPC_IO_BASE, retval); |
423 | 9a64fbe4 | bellard | |
424 | 9a64fbe4 | bellard | return retval;
|
425 | 9a64fbe4 | bellard | } |
426 | 9a64fbe4 | bellard | |
427 | b068d6a7 | j_mayer | static always_inline target_phys_addr_t prep_IO_address (sysctrl_t *sysctrl,
|
428 | b068d6a7 | j_mayer | target_phys_addr_t |
429 | b068d6a7 | j_mayer | addr) |
430 | da9b266b | bellard | { |
431 | da9b266b | bellard | if (sysctrl->contiguous_map == 0) { |
432 | da9b266b | bellard | /* 64 KB contiguous space for IOs */
|
433 | da9b266b | bellard | addr &= 0xFFFF;
|
434 | da9b266b | bellard | } else {
|
435 | da9b266b | bellard | /* 8 MB non-contiguous space for IOs */
|
436 | da9b266b | bellard | addr = (addr & 0x1F) | ((addr & 0x007FFF000) >> 7); |
437 | da9b266b | bellard | } |
438 | da9b266b | bellard | |
439 | da9b266b | bellard | return addr;
|
440 | da9b266b | bellard | } |
441 | da9b266b | bellard | |
442 | da9b266b | bellard | static void PPC_prep_io_writeb (void *opaque, target_phys_addr_t addr, |
443 | da9b266b | bellard | uint32_t value) |
444 | da9b266b | bellard | { |
445 | da9b266b | bellard | sysctrl_t *sysctrl = opaque; |
446 | da9b266b | bellard | |
447 | da9b266b | bellard | addr = prep_IO_address(sysctrl, addr); |
448 | da9b266b | bellard | cpu_outb(NULL, addr, value);
|
449 | da9b266b | bellard | } |
450 | da9b266b | bellard | |
451 | da9b266b | bellard | static uint32_t PPC_prep_io_readb (void *opaque, target_phys_addr_t addr) |
452 | da9b266b | bellard | { |
453 | da9b266b | bellard | sysctrl_t *sysctrl = opaque; |
454 | da9b266b | bellard | uint32_t ret; |
455 | da9b266b | bellard | |
456 | da9b266b | bellard | addr = prep_IO_address(sysctrl, addr); |
457 | da9b266b | bellard | ret = cpu_inb(NULL, addr);
|
458 | da9b266b | bellard | |
459 | da9b266b | bellard | return ret;
|
460 | da9b266b | bellard | } |
461 | da9b266b | bellard | |
462 | da9b266b | bellard | static void PPC_prep_io_writew (void *opaque, target_phys_addr_t addr, |
463 | da9b266b | bellard | uint32_t value) |
464 | da9b266b | bellard | { |
465 | da9b266b | bellard | sysctrl_t *sysctrl = opaque; |
466 | da9b266b | bellard | |
467 | da9b266b | bellard | addr = prep_IO_address(sysctrl, addr); |
468 | da9b266b | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
469 | da9b266b | bellard | value = bswap16(value); |
470 | da9b266b | bellard | #endif
|
471 | da9b266b | bellard | PPC_IO_DPRINTF("0x%08lx => 0x%08x\n", (long)addr, value); |
472 | da9b266b | bellard | cpu_outw(NULL, addr, value);
|
473 | da9b266b | bellard | } |
474 | da9b266b | bellard | |
475 | da9b266b | bellard | static uint32_t PPC_prep_io_readw (void *opaque, target_phys_addr_t addr) |
476 | da9b266b | bellard | { |
477 | da9b266b | bellard | sysctrl_t *sysctrl = opaque; |
478 | da9b266b | bellard | uint32_t ret; |
479 | da9b266b | bellard | |
480 | da9b266b | bellard | addr = prep_IO_address(sysctrl, addr); |
481 | da9b266b | bellard | ret = cpu_inw(NULL, addr);
|
482 | da9b266b | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
483 | da9b266b | bellard | ret = bswap16(ret); |
484 | da9b266b | bellard | #endif
|
485 | da9b266b | bellard | PPC_IO_DPRINTF("0x%08lx <= 0x%08x\n", (long)addr, ret); |
486 | da9b266b | bellard | |
487 | da9b266b | bellard | return ret;
|
488 | da9b266b | bellard | } |
489 | da9b266b | bellard | |
490 | da9b266b | bellard | static void PPC_prep_io_writel (void *opaque, target_phys_addr_t addr, |
491 | da9b266b | bellard | uint32_t value) |
492 | da9b266b | bellard | { |
493 | da9b266b | bellard | sysctrl_t *sysctrl = opaque; |
494 | da9b266b | bellard | |
495 | da9b266b | bellard | addr = prep_IO_address(sysctrl, addr); |
496 | da9b266b | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
497 | da9b266b | bellard | value = bswap32(value); |
498 | da9b266b | bellard | #endif
|
499 | da9b266b | bellard | PPC_IO_DPRINTF("0x%08lx => 0x%08x\n", (long)addr, value); |
500 | da9b266b | bellard | cpu_outl(NULL, addr, value);
|
501 | da9b266b | bellard | } |
502 | da9b266b | bellard | |
503 | da9b266b | bellard | static uint32_t PPC_prep_io_readl (void *opaque, target_phys_addr_t addr) |
504 | da9b266b | bellard | { |
505 | da9b266b | bellard | sysctrl_t *sysctrl = opaque; |
506 | da9b266b | bellard | uint32_t ret; |
507 | da9b266b | bellard | |
508 | da9b266b | bellard | addr = prep_IO_address(sysctrl, addr); |
509 | da9b266b | bellard | ret = cpu_inl(NULL, addr);
|
510 | da9b266b | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
511 | da9b266b | bellard | ret = bswap32(ret); |
512 | da9b266b | bellard | #endif
|
513 | da9b266b | bellard | PPC_IO_DPRINTF("0x%08lx <= 0x%08x\n", (long)addr, ret); |
514 | da9b266b | bellard | |
515 | da9b266b | bellard | return ret;
|
516 | da9b266b | bellard | } |
517 | da9b266b | bellard | |
518 | da9b266b | bellard | CPUWriteMemoryFunc *PPC_prep_io_write[] = { |
519 | da9b266b | bellard | &PPC_prep_io_writeb, |
520 | da9b266b | bellard | &PPC_prep_io_writew, |
521 | da9b266b | bellard | &PPC_prep_io_writel, |
522 | da9b266b | bellard | }; |
523 | da9b266b | bellard | |
524 | da9b266b | bellard | CPUReadMemoryFunc *PPC_prep_io_read[] = { |
525 | da9b266b | bellard | &PPC_prep_io_readb, |
526 | da9b266b | bellard | &PPC_prep_io_readw, |
527 | da9b266b | bellard | &PPC_prep_io_readl, |
528 | da9b266b | bellard | }; |
529 | da9b266b | bellard | |
530 | 64201201 | bellard | #define NVRAM_SIZE 0x2000 |
531 | a541f297 | bellard | |
532 | 26aa7d72 | bellard | /* PowerPC PREP hardware initialisation */
|
533 | 28c5af54 | j_mayer | static void ppc_prep_init (int ram_size, int vga_ram_size, |
534 | 28c5af54 | j_mayer | const char *boot_device, |
535 | 94fc95cd | j_mayer | DisplayState *ds, const char **fd_filename, |
536 | 94fc95cd | j_mayer | int snapshot, const char *kernel_filename, |
537 | 94fc95cd | j_mayer | const char *kernel_cmdline, |
538 | 94fc95cd | j_mayer | const char *initrd_filename, |
539 | 94fc95cd | j_mayer | const char *cpu_model) |
540 | a541f297 | bellard | { |
541 | 0d913fdb | j_mayer | CPUState *env = NULL, *envs[MAX_CPUS];
|
542 | a541f297 | bellard | char buf[1024]; |
543 | 3cbee15b | j_mayer | nvram_t nvram; |
544 | 3cbee15b | j_mayer | m48t59_t *m48t59; |
545 | a541f297 | bellard | int PPC_io_memory;
|
546 | 4157a662 | bellard | int linux_boot, i, nb_nics1, bios_size;
|
547 | 64201201 | bellard | unsigned long bios_offset; |
548 | 64201201 | bellard | uint32_t kernel_base, kernel_size, initrd_base, initrd_size; |
549 | 46e50e9d | bellard | PCIBus *pci_bus; |
550 | d537cf6c | pbrook | qemu_irq *i8259; |
551 | 28c5af54 | j_mayer | int ppc_boot_device;
|
552 | 64201201 | bellard | |
553 | 64201201 | bellard | sysctrl = qemu_mallocz(sizeof(sysctrl_t));
|
554 | 64201201 | bellard | if (sysctrl == NULL) |
555 | 0a032cbe | j_mayer | return;
|
556 | a541f297 | bellard | |
557 | a541f297 | bellard | linux_boot = (kernel_filename != NULL);
|
558 | 0a032cbe | j_mayer | |
559 | c68ea704 | bellard | /* init CPUs */
|
560 | 94fc95cd | j_mayer | if (cpu_model == NULL) |
561 | d12f4c38 | j_mayer | cpu_model = "default";
|
562 | fe33cc71 | j_mayer | for (i = 0; i < smp_cpus; i++) { |
563 | aaed909a | bellard | env = cpu_init(cpu_model); |
564 | aaed909a | bellard | if (!env) {
|
565 | aaed909a | bellard | fprintf(stderr, "Unable to find PowerPC CPU definition\n");
|
566 | aaed909a | bellard | exit(1);
|
567 | aaed909a | bellard | } |
568 | fe33cc71 | j_mayer | /* Set time-base frequency to 100 Mhz */
|
569 | fe33cc71 | j_mayer | cpu_ppc_tb_init(env, 100UL * 1000UL * 1000UL); |
570 | fe33cc71 | j_mayer | qemu_register_reset(&cpu_ppc_reset, env); |
571 | fe33cc71 | j_mayer | register_savevm("cpu", 0, 3, cpu_save, cpu_load, env); |
572 | fe33cc71 | j_mayer | envs[i] = env; |
573 | fe33cc71 | j_mayer | } |
574 | a541f297 | bellard | |
575 | a541f297 | bellard | /* allocate RAM */
|
576 | 64201201 | bellard | cpu_register_physical_memory(0, ram_size, IO_MEM_RAM);
|
577 | 64201201 | bellard | |
578 | 64201201 | bellard | /* allocate and load BIOS */
|
579 | 64201201 | bellard | bios_offset = ram_size + vga_ram_size; |
580 | 1192dad8 | j_mayer | if (bios_name == NULL) |
581 | 1192dad8 | j_mayer | bios_name = BIOS_FILENAME; |
582 | 1192dad8 | j_mayer | snprintf(buf, sizeof(buf), "%s/%s", bios_dir, bios_name); |
583 | 4157a662 | bellard | bios_size = load_image(buf, phys_ram_base + bios_offset); |
584 | 4157a662 | bellard | if (bios_size < 0 || bios_size > BIOS_SIZE) { |
585 | 4a057712 | j_mayer | cpu_abort(env, "qemu: could not load PPC PREP bios '%s'\n", buf);
|
586 | 64201201 | bellard | exit(1);
|
587 | 64201201 | bellard | } |
588 | 4c823cff | j_mayer | if (env->nip < 0xFFF80000 && bios_size < 0x00100000) { |
589 | 4c823cff | j_mayer | cpu_abort(env, "PowerPC 601 / 620 / 970 need a 1MB BIOS\n");
|
590 | 4c823cff | j_mayer | } |
591 | 4157a662 | bellard | bios_size = (bios_size + 0xfff) & ~0xfff; |
592 | 4a057712 | j_mayer | cpu_register_physical_memory((uint32_t)(-bios_size), |
593 | 4157a662 | bellard | bios_size, bios_offset | IO_MEM_ROM); |
594 | 26aa7d72 | bellard | |
595 | a541f297 | bellard | if (linux_boot) {
|
596 | 64201201 | bellard | kernel_base = KERNEL_LOAD_ADDR; |
597 | a541f297 | bellard | /* now we can load the kernel */
|
598 | 64201201 | bellard | kernel_size = load_image(kernel_filename, phys_ram_base + kernel_base); |
599 | 64201201 | bellard | if (kernel_size < 0) { |
600 | 4a057712 | j_mayer | cpu_abort(env, "qemu: could not load kernel '%s'\n",
|
601 | 4a057712 | j_mayer | kernel_filename); |
602 | a541f297 | bellard | exit(1);
|
603 | a541f297 | bellard | } |
604 | a541f297 | bellard | /* load initrd */
|
605 | a541f297 | bellard | if (initrd_filename) {
|
606 | 64201201 | bellard | initrd_base = INITRD_LOAD_ADDR; |
607 | 64201201 | bellard | initrd_size = load_image(initrd_filename, |
608 | 64201201 | bellard | phys_ram_base + initrd_base); |
609 | a541f297 | bellard | if (initrd_size < 0) { |
610 | 4a057712 | j_mayer | cpu_abort(env, "qemu: could not load initial ram disk '%s'\n",
|
611 | 4a057712 | j_mayer | initrd_filename); |
612 | a541f297 | bellard | exit(1);
|
613 | a541f297 | bellard | } |
614 | 64201201 | bellard | } else {
|
615 | 64201201 | bellard | initrd_base = 0;
|
616 | 64201201 | bellard | initrd_size = 0;
|
617 | a541f297 | bellard | } |
618 | 6ac0e82d | balrog | ppc_boot_device = 'm';
|
619 | a541f297 | bellard | } else {
|
620 | 64201201 | bellard | kernel_base = 0;
|
621 | 64201201 | bellard | kernel_size = 0;
|
622 | 64201201 | bellard | initrd_base = 0;
|
623 | 64201201 | bellard | initrd_size = 0;
|
624 | 28c5af54 | j_mayer | ppc_boot_device = '\0';
|
625 | 28c5af54 | j_mayer | /* For now, OHW cannot boot from the network. */
|
626 | 0d913fdb | j_mayer | for (i = 0; boot_device[i] != '\0'; i++) { |
627 | 0d913fdb | j_mayer | if (boot_device[i] >= 'a' && boot_device[i] <= 'f') { |
628 | 0d913fdb | j_mayer | ppc_boot_device = boot_device[i]; |
629 | 28c5af54 | j_mayer | break;
|
630 | 0d913fdb | j_mayer | } |
631 | 28c5af54 | j_mayer | } |
632 | 28c5af54 | j_mayer | if (ppc_boot_device == '\0') { |
633 | 28c5af54 | j_mayer | fprintf(stderr, "No valid boot device for Mac99 machine\n");
|
634 | 28c5af54 | j_mayer | exit(1);
|
635 | 28c5af54 | j_mayer | } |
636 | a541f297 | bellard | } |
637 | a541f297 | bellard | |
638 | 64201201 | bellard | isa_mem_base = 0xc0000000;
|
639 | dd37a5e4 | j_mayer | if (PPC_INPUT(env) != PPC_FLAGS_INPUT_6xx) {
|
640 | dd37a5e4 | j_mayer | cpu_abort(env, "Only 6xx bus is supported on PREP machine\n");
|
641 | dd37a5e4 | j_mayer | exit(1);
|
642 | dd37a5e4 | j_mayer | } |
643 | 24be5ae3 | j_mayer | i8259 = i8259_init(first_cpu->irq_inputs[PPC6xx_INPUT_INT]); |
644 | d537cf6c | pbrook | pci_bus = pci_prep_init(i8259); |
645 | da9b266b | bellard | // pci_bus = i440fx_init();
|
646 | da9b266b | bellard | /* Register 8 MB of ISA IO space (needed for non-contiguous map) */
|
647 | da9b266b | bellard | PPC_io_memory = cpu_register_io_memory(0, PPC_prep_io_read,
|
648 | da9b266b | bellard | PPC_prep_io_write, sysctrl); |
649 | da9b266b | bellard | cpu_register_physical_memory(0x80000000, 0x00800000, PPC_io_memory); |
650 | 64201201 | bellard | |
651 | a541f297 | bellard | /* init basic PC hardware */
|
652 | 5fafdf24 | ths | pci_vga_init(pci_bus, ds, phys_ram_base + ram_size, ram_size, |
653 | 89b6b508 | bellard | vga_ram_size, 0, 0); |
654 | 64201201 | bellard | // openpic = openpic_init(0x00000000, 0xF0000000, 1);
|
655 | d537cf6c | pbrook | // pit = pit_init(0x40, i8259[0]);
|
656 | d537cf6c | pbrook | rtc_init(0x70, i8259[8]); |
657 | a541f297 | bellard | |
658 | d537cf6c | pbrook | serial_init(0x3f8, i8259[4], serial_hds[0]); |
659 | a541f297 | bellard | nb_nics1 = nb_nics; |
660 | a541f297 | bellard | if (nb_nics1 > NE2000_NB_MAX)
|
661 | a541f297 | bellard | nb_nics1 = NE2000_NB_MAX; |
662 | a541f297 | bellard | for(i = 0; i < nb_nics1; i++) { |
663 | fce62c4e | j_mayer | if (nd_table[i].model == NULL |
664 | fce62c4e | j_mayer | || strcmp(nd_table[i].model, "ne2k_isa") == 0) { |
665 | d537cf6c | pbrook | isa_ne2000_init(ne2000_io[i], i8259[ne2000_irq[i]], &nd_table[i]); |
666 | a41b2ff2 | pbrook | } else {
|
667 | bd3e2c4e | j_mayer | pci_nic_init(pci_bus, &nd_table[i], -1);
|
668 | a41b2ff2 | pbrook | } |
669 | a541f297 | bellard | } |
670 | a541f297 | bellard | |
671 | a541f297 | bellard | for(i = 0; i < 2; i++) { |
672 | d537cf6c | pbrook | isa_ide_init(ide_iobase[i], ide_iobase2[i], i8259[ide_irq[i]], |
673 | 69b91039 | bellard | bs_table[2 * i], bs_table[2 * i + 1]); |
674 | a541f297 | bellard | } |
675 | d537cf6c | pbrook | i8042_init(i8259[1], i8259[12], 0x60); |
676 | b6b8bd18 | bellard | DMA_init(1);
|
677 | 64201201 | bellard | // AUD_init();
|
678 | a541f297 | bellard | // SB16_init();
|
679 | a541f297 | bellard | |
680 | d537cf6c | pbrook | fdctrl_init(i8259[6], 2, 0, 0x3f0, fd_table); |
681 | a541f297 | bellard | |
682 | 64201201 | bellard | /* Register speaker port */
|
683 | 64201201 | bellard | register_ioport_read(0x61, 1, 1, speaker_ioport_read, NULL); |
684 | 64201201 | bellard | register_ioport_write(0x61, 1, 1, speaker_ioport_write, NULL); |
685 | a541f297 | bellard | /* Register fake IO ports for PREP */
|
686 | c4781a51 | j_mayer | sysctrl->reset_irq = first_cpu->irq_inputs[PPC6xx_INPUT_HRESET]; |
687 | 64201201 | bellard | register_ioport_read(0x398, 2, 1, &PREP_io_read, sysctrl); |
688 | 64201201 | bellard | register_ioport_write(0x398, 2, 1, &PREP_io_write, sysctrl); |
689 | a541f297 | bellard | /* System control ports */
|
690 | 64201201 | bellard | register_ioport_read(0x0092, 0x01, 1, &PREP_io_800_readb, sysctrl); |
691 | 64201201 | bellard | register_ioport_write(0x0092, 0x01, 1, &PREP_io_800_writeb, sysctrl); |
692 | 64201201 | bellard | register_ioport_read(0x0800, 0x52, 1, &PREP_io_800_readb, sysctrl); |
693 | 64201201 | bellard | register_ioport_write(0x0800, 0x52, 1, &PREP_io_800_writeb, sysctrl); |
694 | 64201201 | bellard | /* PCI intack location */
|
695 | 64201201 | bellard | PPC_io_memory = cpu_register_io_memory(0, PPC_intack_read,
|
696 | a4193c8a | bellard | PPC_intack_write, NULL);
|
697 | a541f297 | bellard | cpu_register_physical_memory(0xBFFFFFF0, 0x4, PPC_io_memory); |
698 | 64201201 | bellard | /* PowerPC control and status register group */
|
699 | b6b8bd18 | bellard | #if 0
|
700 | 36081602 | j_mayer | PPC_io_memory = cpu_register_io_memory(0, PPC_XCSR_read, PPC_XCSR_write,
|
701 | 36081602 | j_mayer | NULL);
|
702 | 64201201 | bellard | cpu_register_physical_memory(0xFEFF0000, 0x1000, PPC_io_memory);
|
703 | b6b8bd18 | bellard | #endif
|
704 | a541f297 | bellard | |
705 | 0d92ed30 | pbrook | if (usb_enabled) {
|
706 | e24ad6f1 | pbrook | usb_ohci_init_pci(pci_bus, 3, -1); |
707 | 0d92ed30 | pbrook | } |
708 | 0d92ed30 | pbrook | |
709 | 3cbee15b | j_mayer | m48t59 = m48t59_init(i8259[8], 0, 0x0074, NVRAM_SIZE, 59); |
710 | 3cbee15b | j_mayer | if (m48t59 == NULL) |
711 | 64201201 | bellard | return;
|
712 | 3cbee15b | j_mayer | sysctrl->nvram = m48t59; |
713 | 64201201 | bellard | |
714 | 64201201 | bellard | /* Initialise NVRAM */
|
715 | 3cbee15b | j_mayer | nvram.opaque = m48t59; |
716 | 3cbee15b | j_mayer | nvram.read_fn = &m48t59_read; |
717 | 3cbee15b | j_mayer | nvram.write_fn = &m48t59_write; |
718 | 6ac0e82d | balrog | PPC_NVRAM_set_params(&nvram, NVRAM_SIZE, "PREP", ram_size, ppc_boot_device,
|
719 | 64201201 | bellard | kernel_base, kernel_size, |
720 | b6b8bd18 | bellard | kernel_cmdline, |
721 | 64201201 | bellard | initrd_base, initrd_size, |
722 | 64201201 | bellard | /* XXX: need an option to load a NVRAM image */
|
723 | b6b8bd18 | bellard | 0,
|
724 | b6b8bd18 | bellard | graphic_width, graphic_height, graphic_depth); |
725 | c0e564d5 | bellard | |
726 | c0e564d5 | bellard | /* Special port to get debug messages from Open-Firmware */
|
727 | c0e564d5 | bellard | register_ioport_write(0x0F00, 4, 1, &PPC_debug_write, NULL); |
728 | a541f297 | bellard | } |
729 | c0e564d5 | bellard | |
730 | c0e564d5 | bellard | QEMUMachine prep_machine = { |
731 | c0e564d5 | bellard | "prep",
|
732 | c0e564d5 | bellard | "PowerPC PREP platform",
|
733 | c0e564d5 | bellard | ppc_prep_init, |
734 | c0e564d5 | bellard | }; |