| Branch: | Revision:

root / target-sh4 @ f36672ae

Name Size
README.sh4 4.8 kB
cpu.h 7.8 kB
exec.h 2.4 kB
helper.c 16.8 kB
helper.h 82 Bytes
machine.c 159 Bytes
op.c 16.7 kB
op_helper.c 6.5 kB
op_mem.c 1.9 kB
translate.c 37.6 kB

Latest revisions

# Date Author Comment
f36672ae 08/29/2008 12:02 am aurel32

SH4: remove unused ops

Signed-off-by: Aurelien Jarno <>

git-svn-id: svn:// c046a42c-6fe2-441c-8c8c-71466251a162

988d7eaa 08/29/2008 12:02 am aurel32

SH4: add support for TCG helpers

Signed-off-by: Aurelien Jarno <>

git-svn-id: svn:// c046a42c-6fe2-441c-8c8c-71466251a162

6858571c 08/29/2008 12:01 am aurel32

SH4: Init TCG variables

Signed-off-by: Aurelien Jarno <>

git-svn-id: svn:// c046a42c-6fe2-441c-8c8c-71466251a162

825c69ce 08/23/2008 12:30 am aurel32

sh4: fix tas.b @Rn instruction

(Shin-ichiro KAWASAKI, based on a patch from Andrzej Zaborowski)

git-svn-id: svn:// c046a42c-6fe2-441c-8c8c-71466251a162

7da76bce 08/22/2008 11:58 am aurel32

[sh4] code translation bug fix

When a TLB miss occurs while pre-decrement store instruction such as
"mov.l Rm, @-Rn" is executed, re-execution of such instruction cause
status confusion. Because pre Rn decrement is executed before TLB miss,
re-execution decrements Rn again....

06afe2c8 08/22/2008 11:57 am aurel32

[sh4] MMU bug fix

Some bugs on SH4 MMU are fixed.

- When a TLB entry is overwritten or invalidated, tlb_flush_page() should be
invoked to invalidate old entry.
- When a ASID is changed, tlb_flush() should be invoke to invalidate entries
which have old ASID....

29e179bc 08/22/2008 11:57 am aurel32

[sh4] memory mapped TLB entries

SH4 MMU's memory mapped TLB feature is implemented.
SH-Linux seems to write to memory mapped TLB to invalidate a TLB entry,
but does not to read it. So only memory write feature is implemented.
Work on memory read feature is left....

274a9e70 08/22/2008 11:57 am aurel32

[sh4] delay slot bug fix

Two bugs about delay slot handlings are fixed.

- After an exception occurred in delay slot, the branch instruction
before delay slot should be executed again. To judge such re-execution
is necessery or not, delay slot status is kept in SH4 CPU data structure....

833ed386 08/22/2008 11:57 am aurel32

[sh4] sleep instruction

This patch adds sleep instruction.

(Shin-ichiro KAWASAKI)

git-svn-id: svn:// c046a42c-6fe2-441c-8c8c-71466251a162

a5f1b965 08/17/2008 11:21 pm blueswir1

Fix warnings that would be generated by gcc -Wstrict-prototypes

git-svn-id: svn:// c046a42c-6fe2-441c-8c8c-71466251a162

View revisions

Also available in: Atom