Statistics
| Branch: | Revision:

root / hw / ppc_oldworld.c @ f64ab228

History | View | Annotate | Download (13.6 kB)

1 3cbee15b j_mayer
/*
2 4d7ca41e aurel32
 * QEMU OldWorld PowerMac (currently ~G3 Beige) hardware System Emulator
3 3cbee15b j_mayer
 *
4 3cbee15b j_mayer
 * Copyright (c) 2004-2007 Fabrice Bellard
5 3cbee15b j_mayer
 * Copyright (c) 2007 Jocelyn Mayer
6 3cbee15b j_mayer
 *
7 3cbee15b j_mayer
 * Permission is hereby granted, free of charge, to any person obtaining a copy
8 3cbee15b j_mayer
 * of this software and associated documentation files (the "Software"), to deal
9 3cbee15b j_mayer
 * in the Software without restriction, including without limitation the rights
10 3cbee15b j_mayer
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
11 3cbee15b j_mayer
 * copies of the Software, and to permit persons to whom the Software is
12 3cbee15b j_mayer
 * furnished to do so, subject to the following conditions:
13 3cbee15b j_mayer
 *
14 3cbee15b j_mayer
 * The above copyright notice and this permission notice shall be included in
15 3cbee15b j_mayer
 * all copies or substantial portions of the Software.
16 3cbee15b j_mayer
 *
17 3cbee15b j_mayer
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 3cbee15b j_mayer
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 3cbee15b j_mayer
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
20 3cbee15b j_mayer
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
21 3cbee15b j_mayer
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
22 3cbee15b j_mayer
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
23 3cbee15b j_mayer
 * THE SOFTWARE.
24 3cbee15b j_mayer
 */
25 87ecb68b pbrook
#include "hw.h"
26 87ecb68b pbrook
#include "ppc.h"
27 3cbee15b j_mayer
#include "ppc_mac.h"
28 28ce5ce6 aurel32
#include "mac_dbdma.h"
29 87ecb68b pbrook
#include "nvram.h"
30 87ecb68b pbrook
#include "pc.h"
31 87ecb68b pbrook
#include "sysemu.h"
32 87ecb68b pbrook
#include "net.h"
33 87ecb68b pbrook
#include "isa.h"
34 87ecb68b pbrook
#include "pci.h"
35 87ecb68b pbrook
#include "boards.h"
36 271dd5e0 blueswir1
#include "fw_cfg.h"
37 7fa9ae1a blueswir1
#include "escc.h"
38 3cbee15b j_mayer
39 e4bcb14c ths
#define MAX_IDE_BUS 2
40 a748ab6d aurel32
#define VGA_BIOS_SIZE 65536
41 271dd5e0 blueswir1
#define CFG_ADDR 0xf0000510
42 271dd5e0 blueswir1
43 3cbee15b j_mayer
/* temporary frame buffer OSI calls for the video.x driver. The right
44 3cbee15b j_mayer
   solution is to modify the driver to use VGA PCI I/Os */
45 3cbee15b j_mayer
/* XXX: to be removed. This is no way related to emulation */
46 3cbee15b j_mayer
static int vga_osi_call (CPUState *env)
47 3cbee15b j_mayer
{
48 3cbee15b j_mayer
    static int vga_vbl_enabled;
49 3cbee15b j_mayer
    int linesize;
50 3cbee15b j_mayer
51 aae9366a j_mayer
    //    printf("osi_call R5=" REGX "\n", ppc_dump_gpr(env, 5));
52 3cbee15b j_mayer
53 3cbee15b j_mayer
    /* same handler as PearPC, coming from the original MOL video
54 3cbee15b j_mayer
       driver. */
55 3cbee15b j_mayer
    switch(env->gpr[5]) {
56 3cbee15b j_mayer
    case 4:
57 3cbee15b j_mayer
        break;
58 3cbee15b j_mayer
    case 28: /* set_vmode */
59 3cbee15b j_mayer
        if (env->gpr[6] != 1 || env->gpr[7] != 0)
60 3cbee15b j_mayer
            env->gpr[3] = 1;
61 3cbee15b j_mayer
        else
62 3cbee15b j_mayer
            env->gpr[3] = 0;
63 3cbee15b j_mayer
        break;
64 3cbee15b j_mayer
    case 29: /* get_vmode_info */
65 3cbee15b j_mayer
        if (env->gpr[6] != 0) {
66 3cbee15b j_mayer
            if (env->gpr[6] != 1 || env->gpr[7] != 0) {
67 3cbee15b j_mayer
                env->gpr[3] = 1;
68 3cbee15b j_mayer
                break;
69 3cbee15b j_mayer
            }
70 3cbee15b j_mayer
        }
71 3cbee15b j_mayer
        env->gpr[3] = 0;
72 3cbee15b j_mayer
        env->gpr[4] = (1 << 16) | 1; /* num_vmodes, cur_vmode */
73 3cbee15b j_mayer
        env->gpr[5] = (1 << 16) | 0; /* num_depths, cur_depth_mode */
74 3cbee15b j_mayer
        env->gpr[6] = (graphic_width << 16) | graphic_height; /* w, h */
75 3cbee15b j_mayer
        env->gpr[7] = 85 << 16; /* refresh rate */
76 3cbee15b j_mayer
        env->gpr[8] = (graphic_depth + 7) & ~7; /* depth (round to byte) */
77 3cbee15b j_mayer
        linesize = ((graphic_depth + 7) >> 3) * graphic_width;
78 3cbee15b j_mayer
        linesize = (linesize + 3) & ~3;
79 3cbee15b j_mayer
        env->gpr[9] = (linesize << 16) | 0; /* row_bytes, offset */
80 3cbee15b j_mayer
        break;
81 3cbee15b j_mayer
    case 31: /* set_video power */
82 3cbee15b j_mayer
        env->gpr[3] = 0;
83 3cbee15b j_mayer
        break;
84 3cbee15b j_mayer
    case 39: /* video_ctrl */
85 3cbee15b j_mayer
        if (env->gpr[6] == 0 || env->gpr[6] == 1)
86 3cbee15b j_mayer
            vga_vbl_enabled = env->gpr[6];
87 3cbee15b j_mayer
        env->gpr[3] = 0;
88 3cbee15b j_mayer
        break;
89 3cbee15b j_mayer
    case 47:
90 3cbee15b j_mayer
        break;
91 3cbee15b j_mayer
    case 59: /* set_color */
92 3cbee15b j_mayer
        /* R6 = index, R7 = RGB */
93 3cbee15b j_mayer
        env->gpr[3] = 0;
94 3cbee15b j_mayer
        break;
95 3cbee15b j_mayer
    case 64: /* get color */
96 3cbee15b j_mayer
        /* R6 = index */
97 3cbee15b j_mayer
        env->gpr[3] = 0;
98 3cbee15b j_mayer
        break;
99 3cbee15b j_mayer
    case 116: /* set hwcursor */
100 3cbee15b j_mayer
        /* R6 = x, R7 = y, R8 = visible, R9 = data */
101 3cbee15b j_mayer
        break;
102 3cbee15b j_mayer
    default:
103 aae9366a j_mayer
        fprintf(stderr, "unsupported OSI call R5=" REGX "\n",
104 aae9366a j_mayer
                ppc_dump_gpr(env, 5));
105 3cbee15b j_mayer
        break;
106 3cbee15b j_mayer
    }
107 3cbee15b j_mayer
108 3cbee15b j_mayer
    return 1; /* osi_call handled */
109 3cbee15b j_mayer
}
110 3cbee15b j_mayer
111 513f789f blueswir1
static int fw_cfg_boot_set(void *opaque, const char *boot_device)
112 513f789f blueswir1
{
113 513f789f blueswir1
    fw_cfg_add_i16(opaque, FW_CFG_BOOT_DEVICE, boot_device[0]);
114 513f789f blueswir1
    return 0;
115 513f789f blueswir1
}
116 513f789f blueswir1
117 fbe1b595 Paul Brook
static void ppc_heathrow_init (ram_addr_t ram_size,
118 3023f332 aliguori
                               const char *boot_device,
119 3cbee15b j_mayer
                               const char *kernel_filename,
120 3cbee15b j_mayer
                               const char *kernel_cmdline,
121 3cbee15b j_mayer
                               const char *initrd_filename,
122 3cbee15b j_mayer
                               const char *cpu_model)
123 3cbee15b j_mayer
{
124 aaed909a bellard
    CPUState *env = NULL, *envs[MAX_CPUS];
125 5cea8590 Paul Brook
    char *filename;
126 3cbee15b j_mayer
    qemu_irq *pic, **heathrow_irqs;
127 3cbee15b j_mayer
    int linux_boot, i;
128 b584726d pbrook
    ram_addr_t ram_offset, bios_offset, vga_bios_offset;
129 7373048c blueswir1
    uint32_t kernel_base, initrd_base;
130 7373048c blueswir1
    int32_t kernel_size, initrd_size;
131 3cbee15b j_mayer
    PCIBus *pci_bus;
132 3cbee15b j_mayer
    MacIONVRAMState *nvr;
133 3cbee15b j_mayer
    int vga_bios_size, bios_size;
134 3cbee15b j_mayer
    int pic_mem_index, nvram_mem_index, dbdma_mem_index, cuda_mem_index;
135 7fa9ae1a blueswir1
    int escc_mem_index, ide_mem_index[2];
136 513f789f blueswir1
    uint16_t ppc_boot_device;
137 e4bcb14c ths
    BlockDriverState *hd[MAX_IDE_BUS * MAX_IDE_DEVS];
138 e4bcb14c ths
    int index;
139 271dd5e0 blueswir1
    void *fw_cfg;
140 28ce5ce6 aurel32
    void *dbdma;
141 44654490 pbrook
    uint8_t *vga_bios_ptr;
142 3cbee15b j_mayer
143 3cbee15b j_mayer
    linux_boot = (kernel_filename != NULL);
144 3cbee15b j_mayer
145 3cbee15b j_mayer
    /* init CPUs */
146 3cbee15b j_mayer
    if (cpu_model == NULL)
147 f2fde45a aurel32
        cpu_model = "G3";
148 3cbee15b j_mayer
    for (i = 0; i < smp_cpus; i++) {
149 aaed909a bellard
        env = cpu_init(cpu_model);
150 aaed909a bellard
        if (!env) {
151 aaed909a bellard
            fprintf(stderr, "Unable to find PowerPC CPU definition\n");
152 aaed909a bellard
            exit(1);
153 aaed909a bellard
        }
154 b0fb43d8 aurel32
        /* Set time-base frequency to 16.6 Mhz */
155 b0fb43d8 aurel32
        cpu_ppc_tb_init(env,  16600000UL);
156 3cbee15b j_mayer
        env->osi_call = vga_osi_call;
157 a08d4367 Jan Kiszka
        qemu_register_reset(&cpu_ppc_reset, env);
158 3cbee15b j_mayer
        envs[i] = env;
159 3cbee15b j_mayer
    }
160 3cbee15b j_mayer
161 3cbee15b j_mayer
    /* allocate RAM */
162 6b4079f8 aurel32
    if (ram_size > (2047 << 20)) {
163 6b4079f8 aurel32
        fprintf(stderr,
164 6b4079f8 aurel32
                "qemu: Too much memory for this machine: %d MB, maximum 2047 MB\n",
165 6b4079f8 aurel32
                ((unsigned int)ram_size / (1 << 20)));
166 6b4079f8 aurel32
        exit(1);
167 6b4079f8 aurel32
    }
168 6b4079f8 aurel32
169 a748ab6d aurel32
    ram_offset = qemu_ram_alloc(ram_size);
170 a748ab6d aurel32
    cpu_register_physical_memory(0, ram_size, ram_offset);
171 a748ab6d aurel32
172 3cbee15b j_mayer
    /* allocate and load BIOS */
173 a748ab6d aurel32
    bios_offset = qemu_ram_alloc(BIOS_SIZE);
174 3cbee15b j_mayer
    if (bios_name == NULL)
175 992e5acd blueswir1
        bios_name = PROM_FILENAME;
176 5cea8590 Paul Brook
    filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name);
177 992e5acd blueswir1
    cpu_register_physical_memory(PROM_ADDR, BIOS_SIZE, bios_offset | IO_MEM_ROM);
178 992e5acd blueswir1
179 992e5acd blueswir1
    /* Load OpenBIOS (ELF) */
180 5cea8590 Paul Brook
    if (filename) {
181 5cea8590 Paul Brook
        bios_size = load_elf(filename, 0, NULL, NULL, NULL);
182 5cea8590 Paul Brook
        qemu_free(filename);
183 5cea8590 Paul Brook
    } else {
184 5cea8590 Paul Brook
        bios_size = -1;
185 5cea8590 Paul Brook
    }
186 3cbee15b j_mayer
    if (bios_size < 0 || bios_size > BIOS_SIZE) {
187 5cea8590 Paul Brook
        hw_error("qemu: could not load PowerPC bios '%s'\n", bios_name);
188 3cbee15b j_mayer
        exit(1);
189 3cbee15b j_mayer
    }
190 3cbee15b j_mayer
191 3cbee15b j_mayer
    /* allocate and load VGA BIOS */
192 a748ab6d aurel32
    vga_bios_offset = qemu_ram_alloc(VGA_BIOS_SIZE);
193 44654490 pbrook
    vga_bios_ptr = qemu_get_ram_ptr(vga_bios_offset);
194 5cea8590 Paul Brook
    filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, VGABIOS_FILENAME);
195 5cea8590 Paul Brook
    if (filename) {
196 5cea8590 Paul Brook
        vga_bios_size = load_image(filename, vga_bios_ptr + 8);
197 5cea8590 Paul Brook
        qemu_free(filename);
198 5cea8590 Paul Brook
    } else {
199 5cea8590 Paul Brook
        vga_bios_size = -1;
200 5cea8590 Paul Brook
    }
201 3cbee15b j_mayer
    if (vga_bios_size < 0) {
202 3cbee15b j_mayer
        /* if no bios is present, we can still work */
203 5cea8590 Paul Brook
        fprintf(stderr, "qemu: warning: could not load VGA bios '%s'\n",
204 5cea8590 Paul Brook
                VGABIOS_FILENAME);
205 3cbee15b j_mayer
        vga_bios_size = 0;
206 3cbee15b j_mayer
    } else {
207 3cbee15b j_mayer
        /* set a specific header (XXX: find real Apple format for NDRV
208 3cbee15b j_mayer
           drivers) */
209 44654490 pbrook
        vga_bios_ptr[0] = 'N';
210 44654490 pbrook
        vga_bios_ptr[1] = 'D';
211 44654490 pbrook
        vga_bios_ptr[2] = 'R';
212 44654490 pbrook
        vga_bios_ptr[3] = 'V';
213 44654490 pbrook
        cpu_to_be32w((uint32_t *)(vga_bios_ptr + 4), vga_bios_size);
214 3cbee15b j_mayer
        vga_bios_size += 8;
215 3cbee15b j_mayer
    }
216 3cbee15b j_mayer
217 3cbee15b j_mayer
    if (linux_boot) {
218 36bee1e3 aurel32
        uint64_t lowaddr = 0;
219 3cbee15b j_mayer
        kernel_base = KERNEL_LOAD_ADDR;
220 36bee1e3 aurel32
        /* Now we can load the kernel. The first step tries to load the kernel
221 36bee1e3 aurel32
           supposing PhysAddr = 0x00000000. If that was wrong the kernel is
222 36bee1e3 aurel32
           loaded again, the new PhysAddr being computed from lowaddr. */
223 36bee1e3 aurel32
        kernel_size = load_elf(kernel_filename, kernel_base, NULL, &lowaddr, NULL);
224 36bee1e3 aurel32
        if (kernel_size > 0 && lowaddr != KERNEL_LOAD_ADDR) {
225 36bee1e3 aurel32
            kernel_size = load_elf(kernel_filename, (2 * kernel_base) - lowaddr,
226 36bee1e3 aurel32
                                   NULL, 0, NULL);
227 36bee1e3 aurel32
        }
228 52f163b7 blueswir1
        if (kernel_size < 0)
229 52f163b7 blueswir1
            kernel_size = load_aout(kernel_filename, kernel_base,
230 52f163b7 blueswir1
                                    ram_size - kernel_base);
231 52f163b7 blueswir1
        if (kernel_size < 0)
232 52f163b7 blueswir1
            kernel_size = load_image_targphys(kernel_filename,
233 52f163b7 blueswir1
                                              kernel_base,
234 52f163b7 blueswir1
                                              ram_size - kernel_base);
235 3cbee15b j_mayer
        if (kernel_size < 0) {
236 2ac71179 Paul Brook
            hw_error("qemu: could not load kernel '%s'\n",
237 3cbee15b j_mayer
                      kernel_filename);
238 3cbee15b j_mayer
            exit(1);
239 3cbee15b j_mayer
        }
240 3cbee15b j_mayer
        /* load initrd */
241 3cbee15b j_mayer
        if (initrd_filename) {
242 3cbee15b j_mayer
            initrd_base = INITRD_LOAD_ADDR;
243 dcac9679 pbrook
            initrd_size = load_image_targphys(initrd_filename, initrd_base,
244 dcac9679 pbrook
                                              ram_size - initrd_base);
245 3cbee15b j_mayer
            if (initrd_size < 0) {
246 2ac71179 Paul Brook
                hw_error("qemu: could not load initial ram disk '%s'\n",
247 2ac71179 Paul Brook
                         initrd_filename);
248 3cbee15b j_mayer
                exit(1);
249 3cbee15b j_mayer
            }
250 3cbee15b j_mayer
        } else {
251 3cbee15b j_mayer
            initrd_base = 0;
252 3cbee15b j_mayer
            initrd_size = 0;
253 3cbee15b j_mayer
        }
254 6ac0e82d balrog
        ppc_boot_device = 'm';
255 3cbee15b j_mayer
    } else {
256 3cbee15b j_mayer
        kernel_base = 0;
257 3cbee15b j_mayer
        kernel_size = 0;
258 3cbee15b j_mayer
        initrd_base = 0;
259 3cbee15b j_mayer
        initrd_size = 0;
260 28c5af54 j_mayer
        ppc_boot_device = '\0';
261 0d913fdb j_mayer
        for (i = 0; boot_device[i] != '\0'; i++) {
262 28c5af54 j_mayer
            /* TOFIX: for now, the second IDE channel is not properly
263 0d913fdb j_mayer
             *        used by OHW. The Mac floppy disk are not emulated.
264 28c5af54 j_mayer
             *        For now, OHW cannot boot from the network.
265 28c5af54 j_mayer
             */
266 28c5af54 j_mayer
#if 0
267 0d913fdb j_mayer
            if (boot_device[i] >= 'a' && boot_device[i] <= 'f') {
268 0d913fdb j_mayer
                ppc_boot_device = boot_device[i];
269 28c5af54 j_mayer
                break;
270 0d913fdb j_mayer
            }
271 28c5af54 j_mayer
#else
272 0d913fdb j_mayer
            if (boot_device[i] >= 'c' && boot_device[i] <= 'd') {
273 0d913fdb j_mayer
                ppc_boot_device = boot_device[i];
274 28c5af54 j_mayer
                break;
275 0d913fdb j_mayer
            }
276 28c5af54 j_mayer
#endif
277 28c5af54 j_mayer
        }
278 28c5af54 j_mayer
        if (ppc_boot_device == '\0') {
279 8a901def aurel32
            fprintf(stderr, "No valid boot device for G3 Beige machine\n");
280 28c5af54 j_mayer
            exit(1);
281 28c5af54 j_mayer
        }
282 3cbee15b j_mayer
    }
283 3cbee15b j_mayer
284 3cbee15b j_mayer
    isa_mem_base = 0x80000000;
285 aae9366a j_mayer
286 3cbee15b j_mayer
    /* Register 2 MB of ISA IO space */
287 3cbee15b j_mayer
    isa_mmio_init(0xfe000000, 0x00200000);
288 3cbee15b j_mayer
289 3cbee15b j_mayer
    /* XXX: we register only 1 output pin for heathrow PIC */
290 3cbee15b j_mayer
    heathrow_irqs = qemu_mallocz(smp_cpus * sizeof(qemu_irq *));
291 3cbee15b j_mayer
    heathrow_irqs[0] =
292 3cbee15b j_mayer
        qemu_mallocz(smp_cpus * sizeof(qemu_irq) * 1);
293 3cbee15b j_mayer
    /* Connect the heathrow PIC outputs to the 6xx bus */
294 3cbee15b j_mayer
    for (i = 0; i < smp_cpus; i++) {
295 3cbee15b j_mayer
        switch (PPC_INPUT(env)) {
296 3cbee15b j_mayer
        case PPC_FLAGS_INPUT_6xx:
297 3cbee15b j_mayer
            heathrow_irqs[i] = heathrow_irqs[0] + (i * 1);
298 3cbee15b j_mayer
            heathrow_irqs[i][0] =
299 3cbee15b j_mayer
                ((qemu_irq *)env->irq_inputs)[PPC6xx_INPUT_INT];
300 3cbee15b j_mayer
            break;
301 3cbee15b j_mayer
        default:
302 2ac71179 Paul Brook
            hw_error("Bus model not supported on OldWorld Mac machine\n");
303 3cbee15b j_mayer
        }
304 3cbee15b j_mayer
    }
305 3cbee15b j_mayer
306 3cbee15b j_mayer
    /* init basic PC hardware */
307 3cbee15b j_mayer
    if (PPC_INPUT(env) != PPC_FLAGS_INPUT_6xx) {
308 2ac71179 Paul Brook
        hw_error("Only 6xx bus is supported on heathrow machine\n");
309 3cbee15b j_mayer
    }
310 3cbee15b j_mayer
    pic = heathrow_pic_init(&pic_mem_index, 1, heathrow_irqs);
311 3cbee15b j_mayer
    pci_bus = pci_grackle_init(0xfec00000, pic);
312 fbe1b595 Paul Brook
    pci_vga_init(pci_bus, vga_bios_offset, vga_bios_size);
313 aae9366a j_mayer
314 aeeb69c7 aurel32
    escc_mem_index = escc_init(0x80013000, pic[0x0f], pic[0x10], serial_hds[0],
315 7fa9ae1a blueswir1
                               serial_hds[1], ESCC_CLOCK, 4);
316 aae9366a j_mayer
317 cb457d76 aliguori
    for(i = 0; i < nb_nics; i++)
318 5607c388 Markus Armbruster
        pci_nic_init(&nd_table[i], "ne2k_pci", NULL);
319 0d913fdb j_mayer
320 e4bcb14c ths
321 e4bcb14c ths
    if (drive_get_max_bus(IF_IDE) >= MAX_IDE_BUS) {
322 e4bcb14c ths
        fprintf(stderr, "qemu: too many IDE bus\n");
323 e4bcb14c ths
        exit(1);
324 e4bcb14c ths
    }
325 bd4524ed aurel32
326 bd4524ed aurel32
    /* First IDE channel is a MAC IDE on the MacIO bus */
327 e4bcb14c ths
    index = drive_get_index(IF_IDE, 0, 0);
328 e4bcb14c ths
    if (index == -1)
329 e4bcb14c ths
        hd[0] = NULL;
330 e4bcb14c ths
    else
331 e4bcb14c ths
        hd[0] =  drives_table[index].bdrv;
332 e4bcb14c ths
    index = drive_get_index(IF_IDE, 0, 1);
333 e4bcb14c ths
    if (index == -1)
334 e4bcb14c ths
        hd[1] = NULL;
335 e4bcb14c ths
    else
336 e4bcb14c ths
        hd[1] =  drives_table[index].bdrv;
337 bd4524ed aurel32
    dbdma = DBDMA_init(&dbdma_mem_index);
338 bd4524ed aurel32
    ide_mem_index[0] = -1;
339 bd4524ed aurel32
    ide_mem_index[1] = pmac_ide_init(hd, pic[0x0D], dbdma, 0x16, pic[0x02]);
340 e4bcb14c ths
341 bd4524ed aurel32
    /* Second IDE channel is a CMD646 on the PCI bus */
342 e4bcb14c ths
    index = drive_get_index(IF_IDE, 1, 0);
343 e4bcb14c ths
    if (index == -1)
344 e4bcb14c ths
        hd[0] = NULL;
345 e4bcb14c ths
    else
346 e4bcb14c ths
        hd[0] =  drives_table[index].bdrv;
347 e4bcb14c ths
    index = drive_get_index(IF_IDE, 1, 1);
348 e4bcb14c ths
    if (index == -1)
349 e4bcb14c ths
        hd[1] = NULL;
350 e4bcb14c ths
    else
351 e4bcb14c ths
        hd[1] =  drives_table[index].bdrv;
352 bd4524ed aurel32
    hd[3] = hd[2] = NULL;
353 bd4524ed aurel32
    pci_cmd646_ide_init(pci_bus, hd, 0);
354 3cbee15b j_mayer
355 3cbee15b j_mayer
    /* cuda also initialize ADB */
356 3cbee15b j_mayer
    cuda_init(&cuda_mem_index, pic[0x12]);
357 3cbee15b j_mayer
358 3cbee15b j_mayer
    adb_kbd_init(&adb_bus);
359 3cbee15b j_mayer
    adb_mouse_init(&adb_bus);
360 aae9366a j_mayer
361 68af3f24 blueswir1
    nvr = macio_nvram_init(&nvram_mem_index, 0x2000, 4);
362 3cbee15b j_mayer
    pmac_format_nvram_partition(nvr, 0x2000);
363 3cbee15b j_mayer
364 4ebcf884 blueswir1
    macio_init(pci_bus, PCI_DEVICE_ID_APPLE_343S1201, 1, pic_mem_index,
365 4ebcf884 blueswir1
               dbdma_mem_index, cuda_mem_index, nvr, 2, ide_mem_index,
366 4ebcf884 blueswir1
               escc_mem_index);
367 3cbee15b j_mayer
368 3cbee15b j_mayer
    if (usb_enabled) {
369 3cbee15b j_mayer
        usb_ohci_init_pci(pci_bus, 3, -1);
370 3cbee15b j_mayer
    }
371 3cbee15b j_mayer
372 3cbee15b j_mayer
    if (graphic_depth != 15 && graphic_depth != 32 && graphic_depth != 8)
373 3cbee15b j_mayer
        graphic_depth = 15;
374 3cbee15b j_mayer
375 3cbee15b j_mayer
    /* No PCI init: the BIOS will do it */
376 3cbee15b j_mayer
377 271dd5e0 blueswir1
    fw_cfg = fw_cfg_init(0, 0, CFG_ADDR, CFG_ADDR + 2);
378 271dd5e0 blueswir1
    fw_cfg_add_i32(fw_cfg, FW_CFG_ID, 1);
379 271dd5e0 blueswir1
    fw_cfg_add_i64(fw_cfg, FW_CFG_RAM_SIZE, (uint64_t)ram_size);
380 271dd5e0 blueswir1
    fw_cfg_add_i16(fw_cfg, FW_CFG_MACHINE_ID, ARCH_HEATHROW);
381 513f789f blueswir1
    fw_cfg_add_i32(fw_cfg, FW_CFG_KERNEL_ADDR, kernel_base);
382 513f789f blueswir1
    fw_cfg_add_i32(fw_cfg, FW_CFG_KERNEL_SIZE, kernel_size);
383 513f789f blueswir1
    if (kernel_cmdline) {
384 513f789f blueswir1
        fw_cfg_add_i32(fw_cfg, FW_CFG_KERNEL_CMDLINE, CMDLINE_ADDR);
385 513f789f blueswir1
        pstrcpy_targphys(CMDLINE_ADDR, TARGET_PAGE_SIZE, kernel_cmdline);
386 513f789f blueswir1
    } else {
387 513f789f blueswir1
        fw_cfg_add_i32(fw_cfg, FW_CFG_KERNEL_CMDLINE, 0);
388 513f789f blueswir1
    }
389 513f789f blueswir1
    fw_cfg_add_i32(fw_cfg, FW_CFG_INITRD_ADDR, initrd_base);
390 513f789f blueswir1
    fw_cfg_add_i32(fw_cfg, FW_CFG_INITRD_SIZE, initrd_size);
391 513f789f blueswir1
    fw_cfg_add_i16(fw_cfg, FW_CFG_BOOT_DEVICE, ppc_boot_device);
392 513f789f blueswir1
    qemu_register_boot_set(fw_cfg_boot_set, fw_cfg);
393 3cbee15b j_mayer
}
394 3cbee15b j_mayer
395 f80f9ec9 Anthony Liguori
static QEMUMachine heathrow_machine = {
396 4d7ca41e aurel32
    .name = "g3beige",
397 4b32e168 aliguori
    .desc = "Heathrow based PowerMAC",
398 4b32e168 aliguori
    .init = ppc_heathrow_init,
399 3d878caa balrog
    .max_cpus = MAX_CPUS,
400 0c257437 Anthony Liguori
    .is_default = 1,
401 3cbee15b j_mayer
};
402 f80f9ec9 Anthony Liguori
403 f80f9ec9 Anthony Liguori
static void heathrow_machine_init(void)
404 f80f9ec9 Anthony Liguori
{
405 f80f9ec9 Anthony Liguori
    qemu_register_machine(&heathrow_machine);
406 f80f9ec9 Anthony Liguori
}
407 f80f9ec9 Anthony Liguori
408 f80f9ec9 Anthony Liguori
machine_init(heathrow_machine_init);