Statistics
| Branch: | Revision:

root / hw @ 17cf2c76

Name Size
  9pfs
  acpi
  alpha
  arm
  audio
  block
  bt
  char
  core
  cpu
  cris
  display
  dma
  gpio
  i2c
  i386
  ide
  input
  intc
  isa
  lm32
  m68k
  microblaze
  mips
  misc
  moxie
  net
  nvram
  openrisc
  pci
  pci-bridge
  pci-host
  pcmcia
  ppc
  s390x
  scsi
  sd
  sh4
  sparc
  sparc64
  ssi
  timer
  tpm
  unicore32
  usb
  virtio
  watchdog
  xen
  xtensa
Makefile.objs 1.3 kB

Latest revisions

# Date Author Comment
11785f53 12/10/2013 03:28 pm Peter Crosthwaite

net/cadence_gem: Don't assert against 0 buffer address

This has no real hardware analog and asserting correctness of DMA
addresses is not a perhiperal level problem. Delete.

Signed-off-by: Peter Crosthwaite <>
Message-id: ...
7cfd65e4 12/10/2013 03:28 pm Peter Crosthwaite

net/cadence_gem: simplify rx buf descriptor walking

There was a replication of the rx descriptor address walking logic.
Reorder the flow control to remove. This refactoring also obsoletes
the local variables packet_desc_addr and last_desc_addr.

Signed-off-by: Peter Crosthwaite <>...
06c2fe95 12/10/2013 03:28 pm Peter Crosthwaite

net/cadence_gem: Prefetch rx descriptors ASAP

The real hardware prefetches rx buffer descriptors ASAP and
potentially throws relevant interrupts following the fetch
even in the absence of a received packet.

Reported-by: Deepika Dhamija <>...
63af1e0c 12/10/2013 03:28 pm Peter Crosthwaite

net/cadence_gem: Implement RX descriptor match mode flags

The various Rx packet address matching mode flags were not being set in
the rx descriptor. Implement.

Reported-by: Deepika Dhamija <>
Signed-off-by: Peter Crosthwaite <>...
a03f7429 12/10/2013 03:28 pm Peter Crosthwaite

net/cadence_gem: Implement SAR match bit in rx desc

Bit 27 of the RX buffer desc word 1 should be set when the packet was
accepted due to specific address register match. Implement.

This feature is absent from the Xilinx documentation (UG585) but the
behaviour is tested as accurate on real hardware....
64eb9301 12/10/2013 03:28 pm Peter Crosthwaite

net/cadence_gem: Implement SAR (de)activation

The Specific address registers can be enabled or disabled by software.
QEMU was assuming they were always enabled. Implement the
disable/enable feature. SARs are disabled by writing to the lower half
register. They are re-enabled by then writing the upper half....
17cf2c76 12/10/2013 03:28 pm Peter Crosthwaite

net/cadence_gem: Add missing VMSTATE_END_OF_LIST

Signed-off-by: Peter Crosthwaite <>
Message-id:
Signed-off-by: Peter Maydell <>
198aa064 12/10/2013 03:28 pm Peter Maydell

hw/arm/virt: Support -cpu host

Support -cpu host in virt machine (treating it like an A15, ie
with a GIC v2 and the A15's private peripherals.)

Signed-off-by: Peter Maydell <>
Reviewed-by: Christoffer Dall <>...
24e822ea 12/10/2013 03:28 pm Peter Crosthwaite

net/cadence_gem: Implement mac level loopback mode

Cadence GEM has a MAC level loopback mode. Implement. Use the same basic
operation as the already implemented PHY loopback.

Reported-by: Deepika Dhamija <>
Signed-off-by: Peter Crosthwaite <>...
3b2c97f9 12/10/2013 03:28 pm Edgar E. Iglesias

net/cadence_gem: Update DMA rx descriptors as we process them

We were updating the ownership bit of all descriptors if packets
get split and written through several descriptors.

Signed-off-by: Edgar E. Iglesias <>
Signed-off-by: Peter Crosthwaite <>...

View revisions

Also available in: Atom