Split TLB addend and target_phys_addr_t
Historically the qemu tlb "addend" field was used for both RAM and IO accesses,so needed to be able to hold both host addresses (unsigned long) and guestphysical addresses (target_phys_addr_t). However since the introduction of...
UHCI spurious interrut fix
Only raise an interrupt if the TD has actually completed.
Signed-off-by: Paul Brook <paul@codesourcery.com>
Revert "Compile usb-ohci only once"
This reverts commit f1698408f1dcb7548a21828a0b1e2b530fae3af3.
PCI is always little-endian. Having a user-visible "be" property is justplain wrong.
tcg/ppc: Fix not_i32
Thanks to Alexander Graf for bug report and a good reproducible testcase.
Signed-off-by: malc <av1474@comtv.ru>
Make cpu_get_real_ticks use mfspr
PowerPC CPUs have had two ways to read the time base for quite some time now.They provide it using the mfspr instruction or - if a special bit is set inthat opcode - using mftb. For timekeeping we're currently using mftb....
sparc32: add IOMMU chipset doc links
Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
sparc32: rename iommu.c to sun4m_iommu.c to make room for other IOMMUs
sparc32: improve timer implementation
Timer with zero period (free-run) will never match.
Timer counting starts with tick value of 0x200, not from 0,so the period must calculated from one tick less than the limit.
Fix build on mingw32
Signed-off-by: Anthony Liguori <aliguori@us.ibm.com>
hw/r2d: add a USB keyboard
The R2D board does not have a PS/2 port, and only support a keyboard onthe USB bus.
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
View all revisions | View revisions
Also available in: Atom