root / target-ppc / helper.c @ daf4f96e
History | View | Annotate | Download (84.2 kB)
1 | 79aceca5 | bellard | /*
|
---|---|---|---|
2 | 3fc6c082 | bellard | * PowerPC emulation helpers for qemu.
|
3 | 5fafdf24 | ths | *
|
4 | 76a66253 | j_mayer | * Copyright (c) 2003-2007 Jocelyn Mayer
|
5 | 79aceca5 | bellard | *
|
6 | 79aceca5 | bellard | * This library is free software; you can redistribute it and/or
|
7 | 79aceca5 | bellard | * modify it under the terms of the GNU Lesser General Public
|
8 | 79aceca5 | bellard | * License as published by the Free Software Foundation; either
|
9 | 79aceca5 | bellard | * version 2 of the License, or (at your option) any later version.
|
10 | 79aceca5 | bellard | *
|
11 | 79aceca5 | bellard | * This library is distributed in the hope that it will be useful,
|
12 | 79aceca5 | bellard | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 | 79aceca5 | bellard | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 | 79aceca5 | bellard | * Lesser General Public License for more details.
|
15 | 79aceca5 | bellard | *
|
16 | 79aceca5 | bellard | * You should have received a copy of the GNU Lesser General Public
|
17 | 79aceca5 | bellard | * License along with this library; if not, write to the Free Software
|
18 | 79aceca5 | bellard | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
19 | 79aceca5 | bellard | */
|
20 | fdabc366 | bellard | #include <stdarg.h> |
21 | fdabc366 | bellard | #include <stdlib.h> |
22 | fdabc366 | bellard | #include <stdio.h> |
23 | fdabc366 | bellard | #include <string.h> |
24 | fdabc366 | bellard | #include <inttypes.h> |
25 | fdabc366 | bellard | #include <signal.h> |
26 | fdabc366 | bellard | #include <assert.h> |
27 | fdabc366 | bellard | |
28 | fdabc366 | bellard | #include "cpu.h" |
29 | fdabc366 | bellard | #include "exec-all.h" |
30 | 9a64fbe4 | bellard | |
31 | 9a64fbe4 | bellard | //#define DEBUG_MMU
|
32 | 9a64fbe4 | bellard | //#define DEBUG_BATS
|
33 | 76a66253 | j_mayer | //#define DEBUG_SOFTWARE_TLB
|
34 | 9a64fbe4 | bellard | //#define DEBUG_EXCEPTIONS
|
35 | fdabc366 | bellard | //#define FLUSH_ALL_TLBS
|
36 | 9a64fbe4 | bellard | |
37 | 9a64fbe4 | bellard | /*****************************************************************************/
|
38 | 3fc6c082 | bellard | /* PowerPC MMU emulation */
|
39 | a541f297 | bellard | |
40 | d9bce9d9 | j_mayer | #if defined(CONFIG_USER_ONLY)
|
41 | e96efcfc | j_mayer | int cpu_ppc_handle_mmu_fault (CPUState *env, target_ulong address, int rw, |
42 | 24741ef3 | bellard | int is_user, int is_softmmu) |
43 | 24741ef3 | bellard | { |
44 | 24741ef3 | bellard | int exception, error_code;
|
45 | d9bce9d9 | j_mayer | |
46 | 24741ef3 | bellard | if (rw == 2) { |
47 | e1833e1f | j_mayer | exception = POWERPC_EXCP_ISI; |
48 | 24741ef3 | bellard | error_code = 0;
|
49 | 24741ef3 | bellard | } else {
|
50 | e1833e1f | j_mayer | exception = POWERPC_EXCP_DSI; |
51 | 24741ef3 | bellard | error_code = 0;
|
52 | 24741ef3 | bellard | if (rw)
|
53 | 24741ef3 | bellard | error_code |= 0x02000000;
|
54 | 24741ef3 | bellard | env->spr[SPR_DAR] = address; |
55 | 24741ef3 | bellard | env->spr[SPR_DSISR] = error_code; |
56 | 24741ef3 | bellard | } |
57 | 24741ef3 | bellard | env->exception_index = exception; |
58 | 24741ef3 | bellard | env->error_code = error_code; |
59 | 76a66253 | j_mayer | |
60 | 24741ef3 | bellard | return 1; |
61 | 24741ef3 | bellard | } |
62 | 76a66253 | j_mayer | |
63 | 9b3c35e0 | j_mayer | target_phys_addr_t cpu_get_phys_page_debug (CPUState *env, target_ulong addr) |
64 | 24741ef3 | bellard | { |
65 | 24741ef3 | bellard | return addr;
|
66 | 24741ef3 | bellard | } |
67 | 36081602 | j_mayer | |
68 | 24741ef3 | bellard | #else
|
69 | 76a66253 | j_mayer | /* Common routines used by software and hardware TLBs emulation */
|
70 | 76a66253 | j_mayer | static inline int pte_is_valid (target_ulong pte0) |
71 | 76a66253 | j_mayer | { |
72 | 76a66253 | j_mayer | return pte0 & 0x80000000 ? 1 : 0; |
73 | 76a66253 | j_mayer | } |
74 | 76a66253 | j_mayer | |
75 | 76a66253 | j_mayer | static inline void pte_invalidate (target_ulong *pte0) |
76 | 76a66253 | j_mayer | { |
77 | 76a66253 | j_mayer | *pte0 &= ~0x80000000;
|
78 | 76a66253 | j_mayer | } |
79 | 76a66253 | j_mayer | |
80 | caa4039c | j_mayer | #if defined(TARGET_PPC64)
|
81 | caa4039c | j_mayer | static inline int pte64_is_valid (target_ulong pte0) |
82 | caa4039c | j_mayer | { |
83 | caa4039c | j_mayer | return pte0 & 0x0000000000000001ULL ? 1 : 0; |
84 | caa4039c | j_mayer | } |
85 | caa4039c | j_mayer | |
86 | caa4039c | j_mayer | static inline void pte64_invalidate (target_ulong *pte0) |
87 | caa4039c | j_mayer | { |
88 | caa4039c | j_mayer | *pte0 &= ~0x0000000000000001ULL;
|
89 | caa4039c | j_mayer | } |
90 | caa4039c | j_mayer | #endif
|
91 | caa4039c | j_mayer | |
92 | 76a66253 | j_mayer | #define PTE_PTEM_MASK 0x7FFFFFBF |
93 | 76a66253 | j_mayer | #define PTE_CHECK_MASK (TARGET_PAGE_MASK | 0x7B) |
94 | caa4039c | j_mayer | #if defined(TARGET_PPC64)
|
95 | caa4039c | j_mayer | #define PTE64_PTEM_MASK 0xFFFFFFFFFFFFFF80ULL |
96 | caa4039c | j_mayer | #define PTE64_CHECK_MASK (TARGET_PAGE_MASK | 0x7F) |
97 | caa4039c | j_mayer | #endif
|
98 | 76a66253 | j_mayer | |
99 | caa4039c | j_mayer | static inline int _pte_check (mmu_ctx_t *ctx, int is_64b, |
100 | caa4039c | j_mayer | target_ulong pte0, target_ulong pte1, |
101 | caa4039c | j_mayer | int h, int rw) |
102 | 76a66253 | j_mayer | { |
103 | caa4039c | j_mayer | target_ulong ptem, mmask; |
104 | caa4039c | j_mayer | int access, ret, pteh, ptev;
|
105 | 76a66253 | j_mayer | |
106 | 76a66253 | j_mayer | access = 0;
|
107 | 76a66253 | j_mayer | ret = -1;
|
108 | 76a66253 | j_mayer | /* Check validity and table match */
|
109 | caa4039c | j_mayer | #if defined(TARGET_PPC64)
|
110 | caa4039c | j_mayer | if (is_64b) {
|
111 | caa4039c | j_mayer | ptev = pte64_is_valid(pte0); |
112 | caa4039c | j_mayer | pteh = (pte0 >> 1) & 1; |
113 | caa4039c | j_mayer | } else
|
114 | caa4039c | j_mayer | #endif
|
115 | caa4039c | j_mayer | { |
116 | caa4039c | j_mayer | ptev = pte_is_valid(pte0); |
117 | caa4039c | j_mayer | pteh = (pte0 >> 6) & 1; |
118 | caa4039c | j_mayer | } |
119 | caa4039c | j_mayer | if (ptev && h == pteh) {
|
120 | 76a66253 | j_mayer | /* Check vsid & api */
|
121 | caa4039c | j_mayer | #if defined(TARGET_PPC64)
|
122 | caa4039c | j_mayer | if (is_64b) {
|
123 | caa4039c | j_mayer | ptem = pte0 & PTE64_PTEM_MASK; |
124 | caa4039c | j_mayer | mmask = PTE64_CHECK_MASK; |
125 | caa4039c | j_mayer | } else
|
126 | caa4039c | j_mayer | #endif
|
127 | caa4039c | j_mayer | { |
128 | caa4039c | j_mayer | ptem = pte0 & PTE_PTEM_MASK; |
129 | caa4039c | j_mayer | mmask = PTE_CHECK_MASK; |
130 | caa4039c | j_mayer | } |
131 | caa4039c | j_mayer | if (ptem == ctx->ptem) {
|
132 | 76a66253 | j_mayer | if (ctx->raddr != (target_ulong)-1) { |
133 | 76a66253 | j_mayer | /* all matches should have equal RPN, WIMG & PP */
|
134 | caa4039c | j_mayer | if ((ctx->raddr & mmask) != (pte1 & mmask)) {
|
135 | caa4039c | j_mayer | if (loglevel != 0) |
136 | 76a66253 | j_mayer | fprintf(logfile, "Bad RPN/WIMG/PP\n");
|
137 | 76a66253 | j_mayer | return -3; |
138 | 76a66253 | j_mayer | } |
139 | 76a66253 | j_mayer | } |
140 | 76a66253 | j_mayer | /* Compute access rights */
|
141 | 76a66253 | j_mayer | if (ctx->key == 0) { |
142 | 76a66253 | j_mayer | access = PAGE_READ; |
143 | 76a66253 | j_mayer | if ((pte1 & 0x00000003) != 0x3) |
144 | 76a66253 | j_mayer | access |= PAGE_WRITE; |
145 | 76a66253 | j_mayer | } else {
|
146 | 76a66253 | j_mayer | switch (pte1 & 0x00000003) { |
147 | 76a66253 | j_mayer | case 0x0: |
148 | 76a66253 | j_mayer | access = 0;
|
149 | 76a66253 | j_mayer | break;
|
150 | 76a66253 | j_mayer | case 0x1: |
151 | 76a66253 | j_mayer | case 0x3: |
152 | 76a66253 | j_mayer | access = PAGE_READ; |
153 | 76a66253 | j_mayer | break;
|
154 | 76a66253 | j_mayer | case 0x2: |
155 | 76a66253 | j_mayer | access = PAGE_READ | PAGE_WRITE; |
156 | 76a66253 | j_mayer | break;
|
157 | 76a66253 | j_mayer | } |
158 | 76a66253 | j_mayer | } |
159 | 76a66253 | j_mayer | /* Keep the matching PTE informations */
|
160 | 76a66253 | j_mayer | ctx->raddr = pte1; |
161 | 76a66253 | j_mayer | ctx->prot = access; |
162 | 76a66253 | j_mayer | if ((rw == 0 && (access & PAGE_READ)) || |
163 | 76a66253 | j_mayer | (rw == 1 && (access & PAGE_WRITE))) {
|
164 | 76a66253 | j_mayer | /* Access granted */
|
165 | 76a66253 | j_mayer | #if defined (DEBUG_MMU)
|
166 | 4a057712 | j_mayer | if (loglevel != 0) |
167 | 76a66253 | j_mayer | fprintf(logfile, "PTE access granted !\n");
|
168 | 76a66253 | j_mayer | #endif
|
169 | 76a66253 | j_mayer | ret = 0;
|
170 | 76a66253 | j_mayer | } else {
|
171 | 76a66253 | j_mayer | /* Access right violation */
|
172 | 76a66253 | j_mayer | #if defined (DEBUG_MMU)
|
173 | 4a057712 | j_mayer | if (loglevel != 0) |
174 | 76a66253 | j_mayer | fprintf(logfile, "PTE access rejected\n");
|
175 | 76a66253 | j_mayer | #endif
|
176 | 76a66253 | j_mayer | ret = -2;
|
177 | 76a66253 | j_mayer | } |
178 | 76a66253 | j_mayer | } |
179 | 76a66253 | j_mayer | } |
180 | 76a66253 | j_mayer | |
181 | 76a66253 | j_mayer | return ret;
|
182 | 76a66253 | j_mayer | } |
183 | 76a66253 | j_mayer | |
184 | caa4039c | j_mayer | static int pte32_check (mmu_ctx_t *ctx, |
185 | caa4039c | j_mayer | target_ulong pte0, target_ulong pte1, int h, int rw) |
186 | caa4039c | j_mayer | { |
187 | caa4039c | j_mayer | return _pte_check(ctx, 0, pte0, pte1, h, rw); |
188 | caa4039c | j_mayer | } |
189 | caa4039c | j_mayer | |
190 | caa4039c | j_mayer | #if defined(TARGET_PPC64)
|
191 | caa4039c | j_mayer | static int pte64_check (mmu_ctx_t *ctx, |
192 | caa4039c | j_mayer | target_ulong pte0, target_ulong pte1, int h, int rw) |
193 | caa4039c | j_mayer | { |
194 | caa4039c | j_mayer | return _pte_check(ctx, 1, pte0, pte1, h, rw); |
195 | caa4039c | j_mayer | } |
196 | caa4039c | j_mayer | #endif
|
197 | caa4039c | j_mayer | |
198 | 76a66253 | j_mayer | static int pte_update_flags (mmu_ctx_t *ctx, target_ulong *pte1p, |
199 | 76a66253 | j_mayer | int ret, int rw) |
200 | 76a66253 | j_mayer | { |
201 | 76a66253 | j_mayer | int store = 0; |
202 | 76a66253 | j_mayer | |
203 | 76a66253 | j_mayer | /* Update page flags */
|
204 | 76a66253 | j_mayer | if (!(*pte1p & 0x00000100)) { |
205 | 76a66253 | j_mayer | /* Update accessed flag */
|
206 | 76a66253 | j_mayer | *pte1p |= 0x00000100;
|
207 | 76a66253 | j_mayer | store = 1;
|
208 | 76a66253 | j_mayer | } |
209 | 76a66253 | j_mayer | if (!(*pte1p & 0x00000080)) { |
210 | 76a66253 | j_mayer | if (rw == 1 && ret == 0) { |
211 | 76a66253 | j_mayer | /* Update changed flag */
|
212 | 76a66253 | j_mayer | *pte1p |= 0x00000080;
|
213 | 76a66253 | j_mayer | store = 1;
|
214 | 76a66253 | j_mayer | } else {
|
215 | 76a66253 | j_mayer | /* Force page fault for first write access */
|
216 | 76a66253 | j_mayer | ctx->prot &= ~PAGE_WRITE; |
217 | 76a66253 | j_mayer | } |
218 | 76a66253 | j_mayer | } |
219 | 76a66253 | j_mayer | |
220 | 76a66253 | j_mayer | return store;
|
221 | 76a66253 | j_mayer | } |
222 | 76a66253 | j_mayer | |
223 | 76a66253 | j_mayer | /* Software driven TLB helpers */
|
224 | 76a66253 | j_mayer | static int ppc6xx_tlb_getnum (CPUState *env, target_ulong eaddr, |
225 | 76a66253 | j_mayer | int way, int is_code) |
226 | 76a66253 | j_mayer | { |
227 | 76a66253 | j_mayer | int nr;
|
228 | 76a66253 | j_mayer | |
229 | 76a66253 | j_mayer | /* Select TLB num in a way from address */
|
230 | 76a66253 | j_mayer | nr = (eaddr >> TARGET_PAGE_BITS) & (env->tlb_per_way - 1);
|
231 | 76a66253 | j_mayer | /* Select TLB way */
|
232 | 76a66253 | j_mayer | nr += env->tlb_per_way * way; |
233 | 76a66253 | j_mayer | /* 6xx have separate TLBs for instructions and data */
|
234 | 76a66253 | j_mayer | if (is_code && env->id_tlbs == 1) |
235 | 76a66253 | j_mayer | nr += env->nb_tlb; |
236 | 76a66253 | j_mayer | |
237 | 76a66253 | j_mayer | return nr;
|
238 | 76a66253 | j_mayer | } |
239 | 76a66253 | j_mayer | |
240 | daf4f96e | j_mayer | static void ppc6xx_tlb_invalidate_all (CPUState *env) |
241 | 76a66253 | j_mayer | { |
242 | 1d0a48fb | j_mayer | ppc6xx_tlb_t *tlb; |
243 | 76a66253 | j_mayer | int nr, max;
|
244 | 76a66253 | j_mayer | |
245 | 76a66253 | j_mayer | #if defined (DEBUG_SOFTWARE_TLB) && 0 |
246 | 76a66253 | j_mayer | if (loglevel != 0) { |
247 | 76a66253 | j_mayer | fprintf(logfile, "Invalidate all TLBs\n");
|
248 | 76a66253 | j_mayer | } |
249 | 76a66253 | j_mayer | #endif
|
250 | 76a66253 | j_mayer | /* Invalidate all defined software TLB */
|
251 | 76a66253 | j_mayer | max = env->nb_tlb; |
252 | 76a66253 | j_mayer | if (env->id_tlbs == 1) |
253 | 76a66253 | j_mayer | max *= 2;
|
254 | 76a66253 | j_mayer | for (nr = 0; nr < max; nr++) { |
255 | 1d0a48fb | j_mayer | tlb = &env->tlb[nr].tlb6; |
256 | 76a66253 | j_mayer | pte_invalidate(&tlb->pte0); |
257 | 76a66253 | j_mayer | } |
258 | 76a66253 | j_mayer | tlb_flush(env, 1);
|
259 | 76a66253 | j_mayer | } |
260 | 76a66253 | j_mayer | |
261 | 76a66253 | j_mayer | static inline void __ppc6xx_tlb_invalidate_virt (CPUState *env, |
262 | 76a66253 | j_mayer | target_ulong eaddr, |
263 | 76a66253 | j_mayer | int is_code, int match_epn) |
264 | 76a66253 | j_mayer | { |
265 | 4a057712 | j_mayer | #if !defined(FLUSH_ALL_TLBS)
|
266 | 1d0a48fb | j_mayer | ppc6xx_tlb_t *tlb; |
267 | 76a66253 | j_mayer | int way, nr;
|
268 | 76a66253 | j_mayer | |
269 | 76a66253 | j_mayer | /* Invalidate ITLB + DTLB, all ways */
|
270 | 76a66253 | j_mayer | for (way = 0; way < env->nb_ways; way++) { |
271 | 76a66253 | j_mayer | nr = ppc6xx_tlb_getnum(env, eaddr, way, is_code); |
272 | 1d0a48fb | j_mayer | tlb = &env->tlb[nr].tlb6; |
273 | 76a66253 | j_mayer | if (pte_is_valid(tlb->pte0) && (match_epn == 0 || eaddr == tlb->EPN)) { |
274 | 76a66253 | j_mayer | #if defined (DEBUG_SOFTWARE_TLB)
|
275 | 76a66253 | j_mayer | if (loglevel != 0) { |
276 | 1b9eb036 | j_mayer | fprintf(logfile, "TLB invalidate %d/%d " ADDRX "\n", |
277 | 76a66253 | j_mayer | nr, env->nb_tlb, eaddr); |
278 | 76a66253 | j_mayer | } |
279 | 76a66253 | j_mayer | #endif
|
280 | 76a66253 | j_mayer | pte_invalidate(&tlb->pte0); |
281 | 76a66253 | j_mayer | tlb_flush_page(env, tlb->EPN); |
282 | 76a66253 | j_mayer | } |
283 | 76a66253 | j_mayer | } |
284 | 76a66253 | j_mayer | #else
|
285 | 76a66253 | j_mayer | /* XXX: PowerPC specification say this is valid as well */
|
286 | 76a66253 | j_mayer | ppc6xx_tlb_invalidate_all(env); |
287 | 76a66253 | j_mayer | #endif
|
288 | 76a66253 | j_mayer | } |
289 | 76a66253 | j_mayer | |
290 | daf4f96e | j_mayer | static void ppc6xx_tlb_invalidate_virt (CPUState *env, target_ulong eaddr, |
291 | daf4f96e | j_mayer | int is_code)
|
292 | 76a66253 | j_mayer | { |
293 | 76a66253 | j_mayer | __ppc6xx_tlb_invalidate_virt(env, eaddr, is_code, 0);
|
294 | 76a66253 | j_mayer | } |
295 | 76a66253 | j_mayer | |
296 | 76a66253 | j_mayer | void ppc6xx_tlb_store (CPUState *env, target_ulong EPN, int way, int is_code, |
297 | 76a66253 | j_mayer | target_ulong pte0, target_ulong pte1) |
298 | 76a66253 | j_mayer | { |
299 | 1d0a48fb | j_mayer | ppc6xx_tlb_t *tlb; |
300 | 76a66253 | j_mayer | int nr;
|
301 | 76a66253 | j_mayer | |
302 | 76a66253 | j_mayer | nr = ppc6xx_tlb_getnum(env, EPN, way, is_code); |
303 | 1d0a48fb | j_mayer | tlb = &env->tlb[nr].tlb6; |
304 | 76a66253 | j_mayer | #if defined (DEBUG_SOFTWARE_TLB)
|
305 | 76a66253 | j_mayer | if (loglevel != 0) { |
306 | 5fafdf24 | ths | fprintf(logfile, "Set TLB %d/%d EPN " ADDRX " PTE0 " ADDRX |
307 | 1b9eb036 | j_mayer | " PTE1 " ADDRX "\n", nr, env->nb_tlb, EPN, pte0, pte1); |
308 | 76a66253 | j_mayer | } |
309 | 76a66253 | j_mayer | #endif
|
310 | 76a66253 | j_mayer | /* Invalidate any pending reference in Qemu for this virtual address */
|
311 | 76a66253 | j_mayer | __ppc6xx_tlb_invalidate_virt(env, EPN, is_code, 1);
|
312 | 76a66253 | j_mayer | tlb->pte0 = pte0; |
313 | 76a66253 | j_mayer | tlb->pte1 = pte1; |
314 | 76a66253 | j_mayer | tlb->EPN = EPN; |
315 | 76a66253 | j_mayer | /* Store last way for LRU mechanism */
|
316 | 76a66253 | j_mayer | env->last_way = way; |
317 | 76a66253 | j_mayer | } |
318 | 76a66253 | j_mayer | |
319 | 76a66253 | j_mayer | static int ppc6xx_tlb_check (CPUState *env, mmu_ctx_t *ctx, |
320 | 76a66253 | j_mayer | target_ulong eaddr, int rw, int access_type) |
321 | 76a66253 | j_mayer | { |
322 | 1d0a48fb | j_mayer | ppc6xx_tlb_t *tlb; |
323 | 76a66253 | j_mayer | int nr, best, way;
|
324 | 76a66253 | j_mayer | int ret;
|
325 | d9bce9d9 | j_mayer | |
326 | 76a66253 | j_mayer | best = -1;
|
327 | 76a66253 | j_mayer | ret = -1; /* No TLB found */ |
328 | 76a66253 | j_mayer | for (way = 0; way < env->nb_ways; way++) { |
329 | 76a66253 | j_mayer | nr = ppc6xx_tlb_getnum(env, eaddr, way, |
330 | 76a66253 | j_mayer | access_type == ACCESS_CODE ? 1 : 0); |
331 | 1d0a48fb | j_mayer | tlb = &env->tlb[nr].tlb6; |
332 | 76a66253 | j_mayer | /* This test "emulates" the PTE index match for hardware TLBs */
|
333 | 76a66253 | j_mayer | if ((eaddr & TARGET_PAGE_MASK) != tlb->EPN) {
|
334 | 76a66253 | j_mayer | #if defined (DEBUG_SOFTWARE_TLB)
|
335 | 76a66253 | j_mayer | if (loglevel != 0) { |
336 | 1b9eb036 | j_mayer | fprintf(logfile, "TLB %d/%d %s [" ADDRX " " ADDRX |
337 | 1b9eb036 | j_mayer | "] <> " ADDRX "\n", |
338 | 76a66253 | j_mayer | nr, env->nb_tlb, |
339 | 76a66253 | j_mayer | pte_is_valid(tlb->pte0) ? "valid" : "inval", |
340 | 76a66253 | j_mayer | tlb->EPN, tlb->EPN + TARGET_PAGE_SIZE, eaddr); |
341 | 76a66253 | j_mayer | } |
342 | 76a66253 | j_mayer | #endif
|
343 | 76a66253 | j_mayer | continue;
|
344 | 76a66253 | j_mayer | } |
345 | 76a66253 | j_mayer | #if defined (DEBUG_SOFTWARE_TLB)
|
346 | 76a66253 | j_mayer | if (loglevel != 0) { |
347 | 1b9eb036 | j_mayer | fprintf(logfile, "TLB %d/%d %s " ADDRX " <> " ADDRX " " ADDRX |
348 | 1b9eb036 | j_mayer | " %c %c\n",
|
349 | 76a66253 | j_mayer | nr, env->nb_tlb, |
350 | 76a66253 | j_mayer | pte_is_valid(tlb->pte0) ? "valid" : "inval", |
351 | 76a66253 | j_mayer | tlb->EPN, eaddr, tlb->pte1, |
352 | 76a66253 | j_mayer | rw ? 'S' : 'L', access_type == ACCESS_CODE ? 'I' : 'D'); |
353 | 76a66253 | j_mayer | } |
354 | 76a66253 | j_mayer | #endif
|
355 | caa4039c | j_mayer | switch (pte32_check(ctx, tlb->pte0, tlb->pte1, 0, rw)) { |
356 | 76a66253 | j_mayer | case -3: |
357 | 76a66253 | j_mayer | /* TLB inconsistency */
|
358 | 76a66253 | j_mayer | return -1; |
359 | 76a66253 | j_mayer | case -2: |
360 | 76a66253 | j_mayer | /* Access violation */
|
361 | 76a66253 | j_mayer | ret = -2;
|
362 | 76a66253 | j_mayer | best = nr; |
363 | 76a66253 | j_mayer | break;
|
364 | 76a66253 | j_mayer | case -1: |
365 | 76a66253 | j_mayer | default:
|
366 | 76a66253 | j_mayer | /* No match */
|
367 | 76a66253 | j_mayer | break;
|
368 | 76a66253 | j_mayer | case 0: |
369 | 76a66253 | j_mayer | /* access granted */
|
370 | 76a66253 | j_mayer | /* XXX: we should go on looping to check all TLBs consistency
|
371 | 76a66253 | j_mayer | * but we can speed-up the whole thing as the
|
372 | 76a66253 | j_mayer | * result would be undefined if TLBs are not consistent.
|
373 | 76a66253 | j_mayer | */
|
374 | 76a66253 | j_mayer | ret = 0;
|
375 | 76a66253 | j_mayer | best = nr; |
376 | 76a66253 | j_mayer | goto done;
|
377 | 76a66253 | j_mayer | } |
378 | 76a66253 | j_mayer | } |
379 | 76a66253 | j_mayer | if (best != -1) { |
380 | 76a66253 | j_mayer | done:
|
381 | 76a66253 | j_mayer | #if defined (DEBUG_SOFTWARE_TLB)
|
382 | 4a057712 | j_mayer | if (loglevel != 0) { |
383 | 76a66253 | j_mayer | fprintf(logfile, "found TLB at addr 0x%08lx prot=0x%01x ret=%d\n",
|
384 | 76a66253 | j_mayer | ctx->raddr & TARGET_PAGE_MASK, ctx->prot, ret); |
385 | 76a66253 | j_mayer | } |
386 | 76a66253 | j_mayer | #endif
|
387 | 76a66253 | j_mayer | /* Update page flags */
|
388 | 1d0a48fb | j_mayer | pte_update_flags(ctx, &env->tlb[best].tlb6.pte1, ret, rw); |
389 | 76a66253 | j_mayer | } |
390 | 76a66253 | j_mayer | |
391 | 76a66253 | j_mayer | return ret;
|
392 | 76a66253 | j_mayer | } |
393 | 76a66253 | j_mayer | |
394 | 9a64fbe4 | bellard | /* Perform BAT hit & translation */
|
395 | 76a66253 | j_mayer | static int get_bat (CPUState *env, mmu_ctx_t *ctx, |
396 | 76a66253 | j_mayer | target_ulong virtual, int rw, int type) |
397 | 9a64fbe4 | bellard | { |
398 | 76a66253 | j_mayer | target_ulong *BATlt, *BATut, *BATu, *BATl; |
399 | 76a66253 | j_mayer | target_ulong base, BEPIl, BEPIu, bl; |
400 | 9a64fbe4 | bellard | int i;
|
401 | 9a64fbe4 | bellard | int ret = -1; |
402 | 9a64fbe4 | bellard | |
403 | 9a64fbe4 | bellard | #if defined (DEBUG_BATS)
|
404 | 4a057712 | j_mayer | if (loglevel != 0) { |
405 | 1b9eb036 | j_mayer | fprintf(logfile, "%s: %cBAT v 0x" ADDRX "\n", __func__, |
406 | 76a66253 | j_mayer | type == ACCESS_CODE ? 'I' : 'D', virtual); |
407 | 9a64fbe4 | bellard | } |
408 | 9a64fbe4 | bellard | #endif
|
409 | 9a64fbe4 | bellard | switch (type) {
|
410 | 9a64fbe4 | bellard | case ACCESS_CODE:
|
411 | 9a64fbe4 | bellard | BATlt = env->IBAT[1];
|
412 | 9a64fbe4 | bellard | BATut = env->IBAT[0];
|
413 | 9a64fbe4 | bellard | break;
|
414 | 9a64fbe4 | bellard | default:
|
415 | 9a64fbe4 | bellard | BATlt = env->DBAT[1];
|
416 | 9a64fbe4 | bellard | BATut = env->DBAT[0];
|
417 | 9a64fbe4 | bellard | break;
|
418 | 9a64fbe4 | bellard | } |
419 | 9a64fbe4 | bellard | #if defined (DEBUG_BATS)
|
420 | 4a057712 | j_mayer | if (loglevel != 0) { |
421 | 1b9eb036 | j_mayer | fprintf(logfile, "%s...: %cBAT v 0x" ADDRX "\n", __func__, |
422 | 76a66253 | j_mayer | type == ACCESS_CODE ? 'I' : 'D', virtual); |
423 | 9a64fbe4 | bellard | } |
424 | 9a64fbe4 | bellard | #endif
|
425 | 9a64fbe4 | bellard | base = virtual & 0xFFFC0000;
|
426 | 9a64fbe4 | bellard | for (i = 0; i < 4; i++) { |
427 | 9a64fbe4 | bellard | BATu = &BATut[i]; |
428 | 9a64fbe4 | bellard | BATl = &BATlt[i]; |
429 | 9a64fbe4 | bellard | BEPIu = *BATu & 0xF0000000;
|
430 | 9a64fbe4 | bellard | BEPIl = *BATu & 0x0FFE0000;
|
431 | 9a64fbe4 | bellard | bl = (*BATu & 0x00001FFC) << 15; |
432 | 9a64fbe4 | bellard | #if defined (DEBUG_BATS)
|
433 | 4a057712 | j_mayer | if (loglevel != 0) { |
434 | 5fafdf24 | ths | fprintf(logfile, "%s: %cBAT%d v 0x" ADDRX " BATu 0x" ADDRX |
435 | 1b9eb036 | j_mayer | " BATl 0x" ADDRX "\n", |
436 | 9a64fbe4 | bellard | __func__, type == ACCESS_CODE ? 'I' : 'D', i, virtual, |
437 | 9a64fbe4 | bellard | *BATu, *BATl); |
438 | 9a64fbe4 | bellard | } |
439 | 9a64fbe4 | bellard | #endif
|
440 | 9a64fbe4 | bellard | if ((virtual & 0xF0000000) == BEPIu && |
441 | 9a64fbe4 | bellard | ((virtual & 0x0FFE0000) & ~bl) == BEPIl) {
|
442 | 9a64fbe4 | bellard | /* BAT matches */
|
443 | 9a64fbe4 | bellard | if ((msr_pr == 0 && (*BATu & 0x00000002)) || |
444 | 9a64fbe4 | bellard | (msr_pr == 1 && (*BATu & 0x00000001))) { |
445 | 9a64fbe4 | bellard | /* Get physical address */
|
446 | 76a66253 | j_mayer | ctx->raddr = (*BATl & 0xF0000000) |
|
447 | 9a64fbe4 | bellard | ((virtual & 0x0FFE0000 & bl) | (*BATl & 0x0FFE0000)) | |
448 | a541f297 | bellard | (virtual & 0x0001F000);
|
449 | 9a64fbe4 | bellard | if (*BATl & 0x00000001) |
450 | 76a66253 | j_mayer | ctx->prot = PAGE_READ; |
451 | 9a64fbe4 | bellard | if (*BATl & 0x00000002) |
452 | 76a66253 | j_mayer | ctx->prot = PAGE_WRITE | PAGE_READ; |
453 | 9a64fbe4 | bellard | #if defined (DEBUG_BATS)
|
454 | 4a057712 | j_mayer | if (loglevel != 0) { |
455 | 4a057712 | j_mayer | fprintf(logfile, "BAT %d match: r 0x" PADDRX
|
456 | 1b9eb036 | j_mayer | " prot=%c%c\n",
|
457 | 76a66253 | j_mayer | i, ctx->raddr, ctx->prot & PAGE_READ ? 'R' : '-', |
458 | 76a66253 | j_mayer | ctx->prot & PAGE_WRITE ? 'W' : '-'); |
459 | 9a64fbe4 | bellard | } |
460 | 9a64fbe4 | bellard | #endif
|
461 | 9a64fbe4 | bellard | ret = 0;
|
462 | 9a64fbe4 | bellard | break;
|
463 | 9a64fbe4 | bellard | } |
464 | 9a64fbe4 | bellard | } |
465 | 9a64fbe4 | bellard | } |
466 | 9a64fbe4 | bellard | if (ret < 0) { |
467 | 9a64fbe4 | bellard | #if defined (DEBUG_BATS)
|
468 | 4a057712 | j_mayer | if (loglevel != 0) { |
469 | 4a057712 | j_mayer | fprintf(logfile, "no BAT match for 0x" ADDRX ":\n", virtual); |
470 | 4a057712 | j_mayer | for (i = 0; i < 4; i++) { |
471 | 4a057712 | j_mayer | BATu = &BATut[i]; |
472 | 4a057712 | j_mayer | BATl = &BATlt[i]; |
473 | 4a057712 | j_mayer | BEPIu = *BATu & 0xF0000000;
|
474 | 4a057712 | j_mayer | BEPIl = *BATu & 0x0FFE0000;
|
475 | 4a057712 | j_mayer | bl = (*BATu & 0x00001FFC) << 15; |
476 | 4a057712 | j_mayer | fprintf(logfile, "%s: %cBAT%d v 0x" ADDRX " BATu 0x" ADDRX |
477 | 4a057712 | j_mayer | " BATl 0x" ADDRX " \n\t" |
478 | 4a057712 | j_mayer | "0x" ADDRX " 0x" ADDRX " 0x" ADDRX "\n", |
479 | 4a057712 | j_mayer | __func__, type == ACCESS_CODE ? 'I' : 'D', i, virtual, |
480 | 4a057712 | j_mayer | *BATu, *BATl, BEPIu, BEPIl, bl); |
481 | 4a057712 | j_mayer | } |
482 | 9a64fbe4 | bellard | } |
483 | 9a64fbe4 | bellard | #endif
|
484 | 9a64fbe4 | bellard | } |
485 | 9a64fbe4 | bellard | /* No hit */
|
486 | 9a64fbe4 | bellard | return ret;
|
487 | 9a64fbe4 | bellard | } |
488 | 9a64fbe4 | bellard | |
489 | 9a64fbe4 | bellard | /* PTE table lookup */
|
490 | caa4039c | j_mayer | static inline int _find_pte (mmu_ctx_t *ctx, int is_64b, int h, int rw) |
491 | 9a64fbe4 | bellard | { |
492 | 76a66253 | j_mayer | target_ulong base, pte0, pte1; |
493 | 76a66253 | j_mayer | int i, good = -1; |
494 | caa4039c | j_mayer | int ret, r;
|
495 | 9a64fbe4 | bellard | |
496 | 76a66253 | j_mayer | ret = -1; /* No entry found */ |
497 | 76a66253 | j_mayer | base = ctx->pg_addr[h]; |
498 | 9a64fbe4 | bellard | for (i = 0; i < 8; i++) { |
499 | caa4039c | j_mayer | #if defined(TARGET_PPC64)
|
500 | caa4039c | j_mayer | if (is_64b) {
|
501 | caa4039c | j_mayer | pte0 = ldq_phys(base + (i * 16));
|
502 | caa4039c | j_mayer | pte1 = ldq_phys(base + (i * 16) + 8); |
503 | caa4039c | j_mayer | r = pte64_check(ctx, pte0, pte1, h, rw); |
504 | caa4039c | j_mayer | } else
|
505 | caa4039c | j_mayer | #endif
|
506 | caa4039c | j_mayer | { |
507 | caa4039c | j_mayer | pte0 = ldl_phys(base + (i * 8));
|
508 | caa4039c | j_mayer | pte1 = ldl_phys(base + (i * 8) + 4); |
509 | caa4039c | j_mayer | r = pte32_check(ctx, pte0, pte1, h, rw); |
510 | caa4039c | j_mayer | } |
511 | 9a64fbe4 | bellard | #if defined (DEBUG_MMU)
|
512 | caa4039c | j_mayer | if (loglevel != 0) { |
513 | 5fafdf24 | ths | fprintf(logfile, "Load pte from 0x" ADDRX " => 0x" ADDRX |
514 | 1b9eb036 | j_mayer | " 0x" ADDRX " %d %d %d 0x" ADDRX "\n", |
515 | 1b9eb036 | j_mayer | base + (i * 8), pte0, pte1,
|
516 | caa4039c | j_mayer | (int)(pte0 >> 31), h, (int)((pte0 >> 6) & 1), ctx->ptem); |
517 | 76a66253 | j_mayer | } |
518 | 9a64fbe4 | bellard | #endif
|
519 | caa4039c | j_mayer | switch (r) {
|
520 | 76a66253 | j_mayer | case -3: |
521 | 76a66253 | j_mayer | /* PTE inconsistency */
|
522 | 76a66253 | j_mayer | return -1; |
523 | 76a66253 | j_mayer | case -2: |
524 | 76a66253 | j_mayer | /* Access violation */
|
525 | 76a66253 | j_mayer | ret = -2;
|
526 | 76a66253 | j_mayer | good = i; |
527 | 76a66253 | j_mayer | break;
|
528 | 76a66253 | j_mayer | case -1: |
529 | 76a66253 | j_mayer | default:
|
530 | 76a66253 | j_mayer | /* No PTE match */
|
531 | 76a66253 | j_mayer | break;
|
532 | 76a66253 | j_mayer | case 0: |
533 | 76a66253 | j_mayer | /* access granted */
|
534 | 76a66253 | j_mayer | /* XXX: we should go on looping to check all PTEs consistency
|
535 | 76a66253 | j_mayer | * but if we can speed-up the whole thing as the
|
536 | 76a66253 | j_mayer | * result would be undefined if PTEs are not consistent.
|
537 | 76a66253 | j_mayer | */
|
538 | 76a66253 | j_mayer | ret = 0;
|
539 | 76a66253 | j_mayer | good = i; |
540 | 76a66253 | j_mayer | goto done;
|
541 | 9a64fbe4 | bellard | } |
542 | 9a64fbe4 | bellard | } |
543 | 9a64fbe4 | bellard | if (good != -1) { |
544 | 76a66253 | j_mayer | done:
|
545 | 9a64fbe4 | bellard | #if defined (DEBUG_MMU)
|
546 | 4a057712 | j_mayer | if (loglevel != 0) { |
547 | 4a057712 | j_mayer | fprintf(logfile, "found PTE at addr 0x" PADDRX " prot=0x%01x " |
548 | 1b9eb036 | j_mayer | "ret=%d\n",
|
549 | 76a66253 | j_mayer | ctx->raddr, ctx->prot, ret); |
550 | 76a66253 | j_mayer | } |
551 | 9a64fbe4 | bellard | #endif
|
552 | 9a64fbe4 | bellard | /* Update page flags */
|
553 | 76a66253 | j_mayer | pte1 = ctx->raddr; |
554 | caa4039c | j_mayer | if (pte_update_flags(ctx, &pte1, ret, rw) == 1) { |
555 | caa4039c | j_mayer | #if defined(TARGET_PPC64)
|
556 | caa4039c | j_mayer | if (is_64b) {
|
557 | caa4039c | j_mayer | stq_phys_notdirty(base + (good * 16) + 8, pte1); |
558 | caa4039c | j_mayer | } else
|
559 | caa4039c | j_mayer | #endif
|
560 | caa4039c | j_mayer | { |
561 | caa4039c | j_mayer | stl_phys_notdirty(base + (good * 8) + 4, pte1); |
562 | caa4039c | j_mayer | } |
563 | caa4039c | j_mayer | } |
564 | 9a64fbe4 | bellard | } |
565 | 9a64fbe4 | bellard | |
566 | 9a64fbe4 | bellard | return ret;
|
567 | 79aceca5 | bellard | } |
568 | 79aceca5 | bellard | |
569 | caa4039c | j_mayer | static int find_pte32 (mmu_ctx_t *ctx, int h, int rw) |
570 | caa4039c | j_mayer | { |
571 | caa4039c | j_mayer | return _find_pte(ctx, 0, h, rw); |
572 | caa4039c | j_mayer | } |
573 | caa4039c | j_mayer | |
574 | caa4039c | j_mayer | #if defined(TARGET_PPC64)
|
575 | caa4039c | j_mayer | static int find_pte64 (mmu_ctx_t *ctx, int h, int rw) |
576 | caa4039c | j_mayer | { |
577 | caa4039c | j_mayer | return _find_pte(ctx, 1, h, rw); |
578 | caa4039c | j_mayer | } |
579 | caa4039c | j_mayer | #endif
|
580 | caa4039c | j_mayer | |
581 | caa4039c | j_mayer | static inline int find_pte (CPUState *env, mmu_ctx_t *ctx, int h, int rw) |
582 | caa4039c | j_mayer | { |
583 | caa4039c | j_mayer | #if defined(TARGET_PPC64)
|
584 | a750fc0b | j_mayer | if (env->mmu_model == POWERPC_MMU_64B ||
|
585 | a750fc0b | j_mayer | env->mmu_model == POWERPC_MMU_64BRIDGE) |
586 | caa4039c | j_mayer | return find_pte64(ctx, h, rw);
|
587 | caa4039c | j_mayer | #endif
|
588 | caa4039c | j_mayer | |
589 | caa4039c | j_mayer | return find_pte32(ctx, h, rw);
|
590 | caa4039c | j_mayer | } |
591 | caa4039c | j_mayer | |
592 | 76a66253 | j_mayer | static inline target_phys_addr_t get_pgaddr (target_phys_addr_t sdr1, |
593 | caa4039c | j_mayer | int sdr_sh,
|
594 | 76a66253 | j_mayer | target_phys_addr_t hash, |
595 | 76a66253 | j_mayer | target_phys_addr_t mask) |
596 | 79aceca5 | bellard | { |
597 | caa4039c | j_mayer | return (sdr1 & ((target_ulong)(-1ULL) << sdr_sh)) | (hash & mask); |
598 | caa4039c | j_mayer | } |
599 | caa4039c | j_mayer | |
600 | caa4039c | j_mayer | #if defined(TARGET_PPC64)
|
601 | caa4039c | j_mayer | static int slb_lookup (CPUState *env, target_ulong eaddr, |
602 | caa4039c | j_mayer | target_ulong *vsid, target_ulong *page_mask, int *attr)
|
603 | caa4039c | j_mayer | { |
604 | caa4039c | j_mayer | target_phys_addr_t sr_base; |
605 | caa4039c | j_mayer | target_ulong mask; |
606 | caa4039c | j_mayer | uint64_t tmp64; |
607 | caa4039c | j_mayer | uint32_t tmp; |
608 | caa4039c | j_mayer | int n, ret;
|
609 | caa4039c | j_mayer | int slb_nr;
|
610 | caa4039c | j_mayer | |
611 | caa4039c | j_mayer | ret = -5;
|
612 | caa4039c | j_mayer | sr_base = env->spr[SPR_ASR]; |
613 | caa4039c | j_mayer | mask = 0x0000000000000000ULL; /* Avoid gcc warning */ |
614 | caa4039c | j_mayer | #if 0 /* XXX: Fix this */
|
615 | caa4039c | j_mayer | slb_nr = env->slb_nr;
|
616 | caa4039c | j_mayer | #else
|
617 | caa4039c | j_mayer | slb_nr = 32;
|
618 | caa4039c | j_mayer | #endif
|
619 | caa4039c | j_mayer | for (n = 0; n < slb_nr; n++) { |
620 | caa4039c | j_mayer | tmp64 = ldq_phys(sr_base); |
621 | caa4039c | j_mayer | if (tmp64 & 0x0000000008000000ULL) { |
622 | caa4039c | j_mayer | /* SLB entry is valid */
|
623 | caa4039c | j_mayer | switch (tmp64 & 0x0000000006000000ULL) { |
624 | caa4039c | j_mayer | case 0x0000000000000000ULL: |
625 | caa4039c | j_mayer | /* 256 MB segment */
|
626 | caa4039c | j_mayer | mask = 0xFFFFFFFFF0000000ULL;
|
627 | caa4039c | j_mayer | break;
|
628 | caa4039c | j_mayer | case 0x0000000002000000ULL: |
629 | caa4039c | j_mayer | /* 1 TB segment */
|
630 | caa4039c | j_mayer | mask = 0xFFFF000000000000ULL;
|
631 | caa4039c | j_mayer | break;
|
632 | caa4039c | j_mayer | case 0x0000000004000000ULL: |
633 | caa4039c | j_mayer | case 0x0000000006000000ULL: |
634 | caa4039c | j_mayer | /* Reserved => segment is invalid */
|
635 | caa4039c | j_mayer | continue;
|
636 | caa4039c | j_mayer | } |
637 | caa4039c | j_mayer | if ((eaddr & mask) == (tmp64 & mask)) {
|
638 | caa4039c | j_mayer | /* SLB match */
|
639 | caa4039c | j_mayer | tmp = ldl_phys(sr_base + 8);
|
640 | caa4039c | j_mayer | *vsid = ((tmp64 << 24) | (tmp >> 8)) & 0x0003FFFFFFFFFFFFULL; |
641 | caa4039c | j_mayer | *page_mask = ~mask; |
642 | caa4039c | j_mayer | *attr = tmp & 0xFF;
|
643 | caa4039c | j_mayer | ret = 0;
|
644 | caa4039c | j_mayer | break;
|
645 | caa4039c | j_mayer | } |
646 | caa4039c | j_mayer | } |
647 | caa4039c | j_mayer | sr_base += 12;
|
648 | caa4039c | j_mayer | } |
649 | caa4039c | j_mayer | |
650 | caa4039c | j_mayer | return ret;
|
651 | 79aceca5 | bellard | } |
652 | caa4039c | j_mayer | #endif /* defined(TARGET_PPC64) */ |
653 | 79aceca5 | bellard | |
654 | 9a64fbe4 | bellard | /* Perform segment based translation */
|
655 | 76a66253 | j_mayer | static int get_segment (CPUState *env, mmu_ctx_t *ctx, |
656 | 76a66253 | j_mayer | target_ulong eaddr, int rw, int type) |
657 | 79aceca5 | bellard | { |
658 | caa4039c | j_mayer | target_phys_addr_t sdr, hash, mask, sdr_mask; |
659 | caa4039c | j_mayer | target_ulong sr, vsid, vsid_mask, pgidx, page_mask; |
660 | caa4039c | j_mayer | #if defined(TARGET_PPC64)
|
661 | caa4039c | j_mayer | int attr;
|
662 | 9a64fbe4 | bellard | #endif
|
663 | caa4039c | j_mayer | int ds, nx, vsid_sh, sdr_sh;
|
664 | caa4039c | j_mayer | int ret, ret2;
|
665 | caa4039c | j_mayer | |
666 | caa4039c | j_mayer | #if defined(TARGET_PPC64)
|
667 | a750fc0b | j_mayer | if (env->mmu_model == POWERPC_MMU_64B) {
|
668 | caa4039c | j_mayer | ret = slb_lookup(env, eaddr, &vsid, &page_mask, &attr); |
669 | caa4039c | j_mayer | if (ret < 0) |
670 | caa4039c | j_mayer | return ret;
|
671 | caa4039c | j_mayer | ctx->key = ((attr & 0x40) && msr_pr == 1) || |
672 | caa4039c | j_mayer | ((attr & 0x80) && msr_pr == 0) ? 1 : 0; |
673 | caa4039c | j_mayer | ds = 0;
|
674 | caa4039c | j_mayer | nx = attr & 0x20 ? 1 : 0; |
675 | caa4039c | j_mayer | vsid_mask = 0x00003FFFFFFFFF80ULL;
|
676 | caa4039c | j_mayer | vsid_sh = 7;
|
677 | caa4039c | j_mayer | sdr_sh = 18;
|
678 | caa4039c | j_mayer | sdr_mask = 0x3FF80;
|
679 | caa4039c | j_mayer | } else
|
680 | caa4039c | j_mayer | #endif /* defined(TARGET_PPC64) */ |
681 | caa4039c | j_mayer | { |
682 | caa4039c | j_mayer | sr = env->sr[eaddr >> 28];
|
683 | caa4039c | j_mayer | page_mask = 0x0FFFFFFF;
|
684 | caa4039c | j_mayer | ctx->key = (((sr & 0x20000000) && msr_pr == 1) || |
685 | caa4039c | j_mayer | ((sr & 0x40000000) && msr_pr == 0)) ? 1 : 0; |
686 | caa4039c | j_mayer | ds = sr & 0x80000000 ? 1 : 0; |
687 | caa4039c | j_mayer | nx = sr & 0x10000000 ? 1 : 0; |
688 | caa4039c | j_mayer | vsid = sr & 0x00FFFFFF;
|
689 | caa4039c | j_mayer | vsid_mask = 0x01FFFFC0;
|
690 | caa4039c | j_mayer | vsid_sh = 6;
|
691 | caa4039c | j_mayer | sdr_sh = 16;
|
692 | caa4039c | j_mayer | sdr_mask = 0xFFC0;
|
693 | 9a64fbe4 | bellard | #if defined (DEBUG_MMU)
|
694 | caa4039c | j_mayer | if (loglevel != 0) { |
695 | caa4039c | j_mayer | fprintf(logfile, "Check segment v=0x" ADDRX " %d 0x" ADDRX |
696 | caa4039c | j_mayer | " nip=0x" ADDRX " lr=0x" ADDRX |
697 | caa4039c | j_mayer | " ir=%d dr=%d pr=%d %d t=%d\n",
|
698 | caa4039c | j_mayer | eaddr, (int)(eaddr >> 28), sr, env->nip, |
699 | caa4039c | j_mayer | env->lr, msr_ir, msr_dr, msr_pr, rw, type); |
700 | caa4039c | j_mayer | } |
701 | caa4039c | j_mayer | if (!ds && loglevel != 0) { |
702 | 1b9eb036 | j_mayer | fprintf(logfile, "pte segment: key=%d n=0x" ADDRX "\n", |
703 | 76a66253 | j_mayer | ctx->key, sr & 0x10000000);
|
704 | caa4039c | j_mayer | } |
705 | 9a64fbe4 | bellard | #endif
|
706 | caa4039c | j_mayer | } |
707 | caa4039c | j_mayer | ret = -1;
|
708 | caa4039c | j_mayer | if (!ds) {
|
709 | 9a64fbe4 | bellard | /* Check if instruction fetch is allowed, if needed */
|
710 | caa4039c | j_mayer | if (type != ACCESS_CODE || nx == 0) { |
711 | 9a64fbe4 | bellard | /* Page address translation */
|
712 | caa4039c | j_mayer | pgidx = (eaddr & page_mask) >> TARGET_PAGE_BITS; |
713 | caa4039c | j_mayer | hash = ((vsid ^ pgidx) << vsid_sh) & vsid_mask; |
714 | 76a66253 | j_mayer | /* Primary table address */
|
715 | 76a66253 | j_mayer | sdr = env->sdr1; |
716 | caa4039c | j_mayer | mask = ((sdr & 0x000001FF) << sdr_sh) | sdr_mask;
|
717 | caa4039c | j_mayer | ctx->pg_addr[0] = get_pgaddr(sdr, sdr_sh, hash, mask);
|
718 | 76a66253 | j_mayer | /* Secondary table address */
|
719 | caa4039c | j_mayer | hash = (~hash) & vsid_mask; |
720 | caa4039c | j_mayer | ctx->pg_addr[1] = get_pgaddr(sdr, sdr_sh, hash, mask);
|
721 | caa4039c | j_mayer | #if defined(TARGET_PPC64)
|
722 | a750fc0b | j_mayer | if (env->mmu_model == POWERPC_MMU_64B ||
|
723 | a750fc0b | j_mayer | env->mmu_model == POWERPC_MMU_64BRIDGE) { |
724 | caa4039c | j_mayer | /* Only 5 bits of the page index are used in the AVPN */
|
725 | caa4039c | j_mayer | ctx->ptem = (vsid << 12) | ((pgidx >> 4) & 0x0F80); |
726 | caa4039c | j_mayer | } else
|
727 | caa4039c | j_mayer | #endif
|
728 | caa4039c | j_mayer | { |
729 | caa4039c | j_mayer | ctx->ptem = (vsid << 7) | (pgidx >> 10); |
730 | caa4039c | j_mayer | } |
731 | 76a66253 | j_mayer | /* Initialize real address with an invalid value */
|
732 | 76a66253 | j_mayer | ctx->raddr = (target_ulong)-1;
|
733 | a750fc0b | j_mayer | if (unlikely(env->mmu_model == POWERPC_MMU_SOFT_6xx)) {
|
734 | 76a66253 | j_mayer | /* Software TLB search */
|
735 | 76a66253 | j_mayer | ret = ppc6xx_tlb_check(env, ctx, eaddr, rw, type); |
736 | 76a66253 | j_mayer | } else {
|
737 | 9a64fbe4 | bellard | #if defined (DEBUG_MMU)
|
738 | 4a057712 | j_mayer | if (loglevel != 0) { |
739 | 4a057712 | j_mayer | fprintf(logfile, "0 sdr1=0x" PADDRX " vsid=0x%06x " |
740 | 4a057712 | j_mayer | "api=0x%04x hash=0x%07x pg_addr=0x" PADDRX "\n", |
741 | 4a057712 | j_mayer | sdr, (uint32_t)vsid, (uint32_t)pgidx, |
742 | 4a057712 | j_mayer | (uint32_t)hash, ctx->pg_addr[0]);
|
743 | 76a66253 | j_mayer | } |
744 | 9a64fbe4 | bellard | #endif
|
745 | 76a66253 | j_mayer | /* Primary table lookup */
|
746 | caa4039c | j_mayer | ret = find_pte(env, ctx, 0, rw);
|
747 | 76a66253 | j_mayer | if (ret < 0) { |
748 | 76a66253 | j_mayer | /* Secondary table lookup */
|
749 | 9a64fbe4 | bellard | #if defined (DEBUG_MMU)
|
750 | 4a057712 | j_mayer | if (eaddr != 0xEFFFFFFF && loglevel != 0) { |
751 | 76a66253 | j_mayer | fprintf(logfile, |
752 | 4a057712 | j_mayer | "1 sdr1=0x" PADDRX " vsid=0x%06x api=0x%04x " |
753 | 4a057712 | j_mayer | "hash=0x%05x pg_addr=0x" PADDRX "\n", |
754 | 4a057712 | j_mayer | sdr, (uint32_t)vsid, (uint32_t)pgidx, |
755 | 4a057712 | j_mayer | (uint32_t)hash, ctx->pg_addr[1]);
|
756 | 76a66253 | j_mayer | } |
757 | 9a64fbe4 | bellard | #endif
|
758 | caa4039c | j_mayer | ret2 = find_pte(env, ctx, 1, rw);
|
759 | 76a66253 | j_mayer | if (ret2 != -1) |
760 | 76a66253 | j_mayer | ret = ret2; |
761 | 76a66253 | j_mayer | } |
762 | 9a64fbe4 | bellard | } |
763 | 9a64fbe4 | bellard | } else {
|
764 | 9a64fbe4 | bellard | #if defined (DEBUG_MMU)
|
765 | 4a057712 | j_mayer | if (loglevel != 0) |
766 | 76a66253 | j_mayer | fprintf(logfile, "No access allowed\n");
|
767 | 9a64fbe4 | bellard | #endif
|
768 | 76a66253 | j_mayer | ret = -3;
|
769 | 9a64fbe4 | bellard | } |
770 | 9a64fbe4 | bellard | } else {
|
771 | 9a64fbe4 | bellard | #if defined (DEBUG_MMU)
|
772 | 4a057712 | j_mayer | if (loglevel != 0) |
773 | 76a66253 | j_mayer | fprintf(logfile, "direct store...\n");
|
774 | 9a64fbe4 | bellard | #endif
|
775 | 9a64fbe4 | bellard | /* Direct-store segment : absolutely *BUGGY* for now */
|
776 | 9a64fbe4 | bellard | switch (type) {
|
777 | 9a64fbe4 | bellard | case ACCESS_INT:
|
778 | 9a64fbe4 | bellard | /* Integer load/store : only access allowed */
|
779 | 9a64fbe4 | bellard | break;
|
780 | 9a64fbe4 | bellard | case ACCESS_CODE:
|
781 | 9a64fbe4 | bellard | /* No code fetch is allowed in direct-store areas */
|
782 | 9a64fbe4 | bellard | return -4; |
783 | 9a64fbe4 | bellard | case ACCESS_FLOAT:
|
784 | 9a64fbe4 | bellard | /* Floating point load/store */
|
785 | 9a64fbe4 | bellard | return -4; |
786 | 9a64fbe4 | bellard | case ACCESS_RES:
|
787 | 9a64fbe4 | bellard | /* lwarx, ldarx or srwcx. */
|
788 | 9a64fbe4 | bellard | return -4; |
789 | 9a64fbe4 | bellard | case ACCESS_CACHE:
|
790 | 9a64fbe4 | bellard | /* dcba, dcbt, dcbtst, dcbf, dcbi, dcbst, dcbz, or icbi */
|
791 | 9a64fbe4 | bellard | /* Should make the instruction do no-op.
|
792 | 9a64fbe4 | bellard | * As it already do no-op, it's quite easy :-)
|
793 | 9a64fbe4 | bellard | */
|
794 | 76a66253 | j_mayer | ctx->raddr = eaddr; |
795 | 9a64fbe4 | bellard | return 0; |
796 | 9a64fbe4 | bellard | case ACCESS_EXT:
|
797 | 9a64fbe4 | bellard | /* eciwx or ecowx */
|
798 | 9a64fbe4 | bellard | return -4; |
799 | 9a64fbe4 | bellard | default:
|
800 | 9a64fbe4 | bellard | if (logfile) {
|
801 | 9a64fbe4 | bellard | fprintf(logfile, "ERROR: instruction should not need "
|
802 | 9a64fbe4 | bellard | "address translation\n");
|
803 | 9a64fbe4 | bellard | } |
804 | 9a64fbe4 | bellard | return -4; |
805 | 9a64fbe4 | bellard | } |
806 | 76a66253 | j_mayer | if ((rw == 1 || ctx->key != 1) && (rw == 0 || ctx->key != 0)) { |
807 | 76a66253 | j_mayer | ctx->raddr = eaddr; |
808 | 9a64fbe4 | bellard | ret = 2;
|
809 | 9a64fbe4 | bellard | } else {
|
810 | 9a64fbe4 | bellard | ret = -2;
|
811 | 9a64fbe4 | bellard | } |
812 | 79aceca5 | bellard | } |
813 | 9a64fbe4 | bellard | |
814 | 9a64fbe4 | bellard | return ret;
|
815 | 79aceca5 | bellard | } |
816 | 79aceca5 | bellard | |
817 | c294fc58 | j_mayer | /* Generic TLB check function for embedded PowerPC implementations */
|
818 | c294fc58 | j_mayer | static int ppcemb_tlb_check (CPUState *env, ppcemb_tlb_t *tlb, |
819 | c294fc58 | j_mayer | target_phys_addr_t *raddrp, |
820 | 36081602 | j_mayer | target_ulong address, |
821 | 36081602 | j_mayer | uint32_t pid, int ext, int i) |
822 | c294fc58 | j_mayer | { |
823 | c294fc58 | j_mayer | target_ulong mask; |
824 | c294fc58 | j_mayer | |
825 | c294fc58 | j_mayer | /* Check valid flag */
|
826 | c294fc58 | j_mayer | if (!(tlb->prot & PAGE_VALID)) {
|
827 | c294fc58 | j_mayer | if (loglevel != 0) |
828 | c294fc58 | j_mayer | fprintf(logfile, "%s: TLB %d not valid\n", __func__, i);
|
829 | c294fc58 | j_mayer | return -1; |
830 | c294fc58 | j_mayer | } |
831 | c294fc58 | j_mayer | mask = ~(tlb->size - 1);
|
832 | daf4f96e | j_mayer | #if defined (DEBUG_SOFTWARE_TLB)
|
833 | c294fc58 | j_mayer | if (loglevel != 0) { |
834 | c294fc58 | j_mayer | fprintf(logfile, "%s: TLB %d address " ADDRX " PID %d <=> " |
835 | c294fc58 | j_mayer | ADDRX " " ADDRX " %d\n", |
836 | 36081602 | j_mayer | __func__, i, address, pid, tlb->EPN, mask, (int)tlb->PID);
|
837 | c294fc58 | j_mayer | } |
838 | daf4f96e | j_mayer | #endif
|
839 | c294fc58 | j_mayer | /* Check PID */
|
840 | 36081602 | j_mayer | if (tlb->PID != 0 && tlb->PID != pid) |
841 | c294fc58 | j_mayer | return -1; |
842 | c294fc58 | j_mayer | /* Check effective address */
|
843 | c294fc58 | j_mayer | if ((address & mask) != tlb->EPN)
|
844 | c294fc58 | j_mayer | return -1; |
845 | c294fc58 | j_mayer | *raddrp = (tlb->RPN & mask) | (address & ~mask); |
846 | 9706285b | j_mayer | #if (TARGET_PHYS_ADDR_BITS >= 36) |
847 | 36081602 | j_mayer | if (ext) {
|
848 | 36081602 | j_mayer | /* Extend the physical address to 36 bits */
|
849 | 36081602 | j_mayer | *raddrp |= (target_phys_addr_t)(tlb->RPN & 0xF) << 32; |
850 | 36081602 | j_mayer | } |
851 | 9706285b | j_mayer | #endif
|
852 | c294fc58 | j_mayer | |
853 | c294fc58 | j_mayer | return 0; |
854 | c294fc58 | j_mayer | } |
855 | c294fc58 | j_mayer | |
856 | c294fc58 | j_mayer | /* Generic TLB search function for PowerPC embedded implementations */
|
857 | 36081602 | j_mayer | int ppcemb_tlb_search (CPUPPCState *env, target_ulong address, uint32_t pid)
|
858 | c294fc58 | j_mayer | { |
859 | c294fc58 | j_mayer | ppcemb_tlb_t *tlb; |
860 | c294fc58 | j_mayer | target_phys_addr_t raddr; |
861 | c294fc58 | j_mayer | int i, ret;
|
862 | c294fc58 | j_mayer | |
863 | c294fc58 | j_mayer | /* Default return value is no match */
|
864 | c294fc58 | j_mayer | ret = -1;
|
865 | a750fc0b | j_mayer | for (i = 0; i < env->nb_tlb; i++) { |
866 | c294fc58 | j_mayer | tlb = &env->tlb[i].tlbe; |
867 | 36081602 | j_mayer | if (ppcemb_tlb_check(env, tlb, &raddr, address, pid, 0, i) == 0) { |
868 | c294fc58 | j_mayer | ret = i; |
869 | c294fc58 | j_mayer | break;
|
870 | c294fc58 | j_mayer | } |
871 | c294fc58 | j_mayer | } |
872 | c294fc58 | j_mayer | |
873 | c294fc58 | j_mayer | return ret;
|
874 | c294fc58 | j_mayer | } |
875 | c294fc58 | j_mayer | |
876 | daf4f96e | j_mayer | /* Helpers specific to PowerPC 40x implementations */
|
877 | daf4f96e | j_mayer | static void ppc4xx_tlb_invalidate_all (CPUState *env) |
878 | a750fc0b | j_mayer | { |
879 | a750fc0b | j_mayer | ppcemb_tlb_t *tlb; |
880 | a750fc0b | j_mayer | int i;
|
881 | a750fc0b | j_mayer | |
882 | a750fc0b | j_mayer | for (i = 0; i < env->nb_tlb; i++) { |
883 | a750fc0b | j_mayer | tlb = &env->tlb[i].tlbe; |
884 | daf4f96e | j_mayer | tlb->prot &= ~PAGE_VALID; |
885 | a750fc0b | j_mayer | } |
886 | daf4f96e | j_mayer | tlb_flush(env, 1);
|
887 | a750fc0b | j_mayer | } |
888 | a750fc0b | j_mayer | |
889 | daf4f96e | j_mayer | static void ppc4xx_tlb_invalidate_virt (CPUState *env, target_ulong eaddr, |
890 | daf4f96e | j_mayer | uint32_t pid) |
891 | 0a032cbe | j_mayer | { |
892 | daf4f96e | j_mayer | #if !defined(FLUSH_ALL_TLBS)
|
893 | 0a032cbe | j_mayer | ppcemb_tlb_t *tlb; |
894 | daf4f96e | j_mayer | target_phys_addr_t raddr; |
895 | daf4f96e | j_mayer | target_ulong page, end; |
896 | 0a032cbe | j_mayer | int i;
|
897 | 0a032cbe | j_mayer | |
898 | 0a032cbe | j_mayer | for (i = 0; i < env->nb_tlb; i++) { |
899 | 0a032cbe | j_mayer | tlb = &env->tlb[i].tlbe; |
900 | daf4f96e | j_mayer | if (ppcemb_tlb_check(env, tlb, &raddr, eaddr, pid, 0, i) == 0) { |
901 | 0a032cbe | j_mayer | end = tlb->EPN + tlb->size; |
902 | 0a032cbe | j_mayer | for (page = tlb->EPN; page < end; page += TARGET_PAGE_SIZE)
|
903 | 0a032cbe | j_mayer | tlb_flush_page(env, page); |
904 | 0a032cbe | j_mayer | tlb->prot &= ~PAGE_VALID; |
905 | daf4f96e | j_mayer | break;
|
906 | 0a032cbe | j_mayer | } |
907 | 0a032cbe | j_mayer | } |
908 | daf4f96e | j_mayer | #else
|
909 | daf4f96e | j_mayer | ppc4xx_tlb_invalidate_all(env); |
910 | daf4f96e | j_mayer | #endif
|
911 | 0a032cbe | j_mayer | } |
912 | 0a032cbe | j_mayer | |
913 | 36081602 | j_mayer | int mmu40x_get_physical_address (CPUState *env, mmu_ctx_t *ctx,
|
914 | e96efcfc | j_mayer | target_ulong address, int rw, int access_type) |
915 | a8dea12f | j_mayer | { |
916 | a8dea12f | j_mayer | ppcemb_tlb_t *tlb; |
917 | a8dea12f | j_mayer | target_phys_addr_t raddr; |
918 | a8dea12f | j_mayer | int i, ret, zsel, zpr;
|
919 | 3b46e624 | ths | |
920 | c55e9aef | j_mayer | ret = -1;
|
921 | c55e9aef | j_mayer | raddr = -1;
|
922 | a8dea12f | j_mayer | for (i = 0; i < env->nb_tlb; i++) { |
923 | a8dea12f | j_mayer | tlb = &env->tlb[i].tlbe; |
924 | 36081602 | j_mayer | if (ppcemb_tlb_check(env, tlb, &raddr, address,
|
925 | 36081602 | j_mayer | env->spr[SPR_40x_PID], 0, i) < 0) |
926 | a8dea12f | j_mayer | continue;
|
927 | a8dea12f | j_mayer | zsel = (tlb->attr >> 4) & 0xF; |
928 | a8dea12f | j_mayer | zpr = (env->spr[SPR_40x_ZPR] >> (28 - (2 * zsel))) & 0x3; |
929 | daf4f96e | j_mayer | #if defined (DEBUG_SOFTWARE_TLB)
|
930 | 4a057712 | j_mayer | if (loglevel != 0) { |
931 | a8dea12f | j_mayer | fprintf(logfile, "%s: TLB %d zsel %d zpr %d rw %d attr %08x\n",
|
932 | a8dea12f | j_mayer | __func__, i, zsel, zpr, rw, tlb->attr); |
933 | a8dea12f | j_mayer | } |
934 | daf4f96e | j_mayer | #endif
|
935 | a8dea12f | j_mayer | if (access_type == ACCESS_CODE) {
|
936 | a8dea12f | j_mayer | /* Check execute enable bit */
|
937 | a8dea12f | j_mayer | switch (zpr) {
|
938 | c294fc58 | j_mayer | case 0x2: |
939 | c294fc58 | j_mayer | if (msr_pr)
|
940 | c294fc58 | j_mayer | goto check_exec_perm;
|
941 | c294fc58 | j_mayer | goto exec_granted;
|
942 | a8dea12f | j_mayer | case 0x0: |
943 | a8dea12f | j_mayer | if (msr_pr) {
|
944 | a8dea12f | j_mayer | ctx->prot = 0;
|
945 | c55e9aef | j_mayer | ret = -3;
|
946 | a8dea12f | j_mayer | break;
|
947 | a8dea12f | j_mayer | } |
948 | a8dea12f | j_mayer | /* No break here */
|
949 | a8dea12f | j_mayer | case 0x1: |
950 | c294fc58 | j_mayer | check_exec_perm:
|
951 | a8dea12f | j_mayer | /* Check from TLB entry */
|
952 | a8dea12f | j_mayer | if (!(tlb->prot & PAGE_EXEC)) {
|
953 | a8dea12f | j_mayer | ret = -3;
|
954 | a8dea12f | j_mayer | } else {
|
955 | c55e9aef | j_mayer | if (tlb->prot & PAGE_WRITE) {
|
956 | a8dea12f | j_mayer | ctx->prot = PAGE_READ | PAGE_WRITE; |
957 | c55e9aef | j_mayer | } else {
|
958 | a8dea12f | j_mayer | ctx->prot = PAGE_READ; |
959 | c55e9aef | j_mayer | } |
960 | a8dea12f | j_mayer | ret = 0;
|
961 | a8dea12f | j_mayer | } |
962 | a8dea12f | j_mayer | break;
|
963 | a8dea12f | j_mayer | case 0x3: |
964 | c294fc58 | j_mayer | exec_granted:
|
965 | a8dea12f | j_mayer | /* All accesses granted */
|
966 | a8dea12f | j_mayer | ctx->prot = PAGE_READ | PAGE_WRITE; |
967 | c55e9aef | j_mayer | ret = 0;
|
968 | a8dea12f | j_mayer | break;
|
969 | a8dea12f | j_mayer | } |
970 | a8dea12f | j_mayer | } else {
|
971 | a8dea12f | j_mayer | switch (zpr) {
|
972 | c294fc58 | j_mayer | case 0x2: |
973 | c294fc58 | j_mayer | if (msr_pr)
|
974 | c294fc58 | j_mayer | goto check_rw_perm;
|
975 | c294fc58 | j_mayer | goto rw_granted;
|
976 | a8dea12f | j_mayer | case 0x0: |
977 | a8dea12f | j_mayer | if (msr_pr) {
|
978 | a8dea12f | j_mayer | ctx->prot = 0;
|
979 | c55e9aef | j_mayer | ret = -2;
|
980 | a8dea12f | j_mayer | break;
|
981 | a8dea12f | j_mayer | } |
982 | a8dea12f | j_mayer | /* No break here */
|
983 | a8dea12f | j_mayer | case 0x1: |
984 | c294fc58 | j_mayer | check_rw_perm:
|
985 | a8dea12f | j_mayer | /* Check from TLB entry */
|
986 | a8dea12f | j_mayer | /* Check write protection bit */
|
987 | c55e9aef | j_mayer | if (tlb->prot & PAGE_WRITE) {
|
988 | c55e9aef | j_mayer | ctx->prot = PAGE_READ | PAGE_WRITE; |
989 | c55e9aef | j_mayer | ret = 0;
|
990 | a8dea12f | j_mayer | } else {
|
991 | c55e9aef | j_mayer | ctx->prot = PAGE_READ; |
992 | c55e9aef | j_mayer | if (rw)
|
993 | c55e9aef | j_mayer | ret = -2;
|
994 | a8dea12f | j_mayer | else
|
995 | c55e9aef | j_mayer | ret = 0;
|
996 | a8dea12f | j_mayer | } |
997 | a8dea12f | j_mayer | break;
|
998 | a8dea12f | j_mayer | case 0x3: |
999 | c294fc58 | j_mayer | rw_granted:
|
1000 | a8dea12f | j_mayer | /* All accesses granted */
|
1001 | a8dea12f | j_mayer | ctx->prot = PAGE_READ | PAGE_WRITE; |
1002 | c55e9aef | j_mayer | ret = 0;
|
1003 | a8dea12f | j_mayer | break;
|
1004 | a8dea12f | j_mayer | } |
1005 | a8dea12f | j_mayer | } |
1006 | a8dea12f | j_mayer | if (ret >= 0) { |
1007 | a8dea12f | j_mayer | ctx->raddr = raddr; |
1008 | daf4f96e | j_mayer | #if defined (DEBUG_SOFTWARE_TLB)
|
1009 | 4a057712 | j_mayer | if (loglevel != 0) { |
1010 | a8dea12f | j_mayer | fprintf(logfile, "%s: access granted " ADDRX " => " REGX |
1011 | c55e9aef | j_mayer | " %d %d\n", __func__, address, ctx->raddr, ctx->prot,
|
1012 | c55e9aef | j_mayer | ret); |
1013 | a8dea12f | j_mayer | } |
1014 | daf4f96e | j_mayer | #endif
|
1015 | c55e9aef | j_mayer | return 0; |
1016 | a8dea12f | j_mayer | } |
1017 | a8dea12f | j_mayer | } |
1018 | daf4f96e | j_mayer | #if defined (DEBUG_SOFTWARE_TLB)
|
1019 | 4a057712 | j_mayer | if (loglevel != 0) { |
1020 | c55e9aef | j_mayer | fprintf(logfile, "%s: access refused " ADDRX " => " REGX |
1021 | c55e9aef | j_mayer | " %d %d\n", __func__, address, raddr, ctx->prot,
|
1022 | c55e9aef | j_mayer | ret); |
1023 | c55e9aef | j_mayer | } |
1024 | daf4f96e | j_mayer | #endif
|
1025 | 3b46e624 | ths | |
1026 | a8dea12f | j_mayer | return ret;
|
1027 | a8dea12f | j_mayer | } |
1028 | a8dea12f | j_mayer | |
1029 | c294fc58 | j_mayer | void store_40x_sler (CPUPPCState *env, uint32_t val)
|
1030 | c294fc58 | j_mayer | { |
1031 | c294fc58 | j_mayer | /* XXX: TO BE FIXED */
|
1032 | c294fc58 | j_mayer | if (val != 0x00000000) { |
1033 | c294fc58 | j_mayer | cpu_abort(env, "Little-endian regions are not supported by now\n");
|
1034 | c294fc58 | j_mayer | } |
1035 | c294fc58 | j_mayer | env->spr[SPR_405_SLER] = val; |
1036 | c294fc58 | j_mayer | } |
1037 | c294fc58 | j_mayer | |
1038 | 5eb7995e | j_mayer | int mmubooke_get_physical_address (CPUState *env, mmu_ctx_t *ctx,
|
1039 | 5eb7995e | j_mayer | target_ulong address, int rw,
|
1040 | 5eb7995e | j_mayer | int access_type)
|
1041 | 5eb7995e | j_mayer | { |
1042 | 5eb7995e | j_mayer | ppcemb_tlb_t *tlb; |
1043 | 5eb7995e | j_mayer | target_phys_addr_t raddr; |
1044 | 5eb7995e | j_mayer | int i, prot, ret;
|
1045 | 5eb7995e | j_mayer | |
1046 | 5eb7995e | j_mayer | ret = -1;
|
1047 | 5eb7995e | j_mayer | raddr = -1;
|
1048 | 5eb7995e | j_mayer | for (i = 0; i < env->nb_tlb; i++) { |
1049 | 5eb7995e | j_mayer | tlb = &env->tlb[i].tlbe; |
1050 | 5eb7995e | j_mayer | if (ppcemb_tlb_check(env, tlb, &raddr, address,
|
1051 | 5eb7995e | j_mayer | env->spr[SPR_BOOKE_PID], 1, i) < 0) |
1052 | 5eb7995e | j_mayer | continue;
|
1053 | 5eb7995e | j_mayer | if (msr_pr)
|
1054 | 5eb7995e | j_mayer | prot = tlb->prot & 0xF;
|
1055 | 5eb7995e | j_mayer | else
|
1056 | 5eb7995e | j_mayer | prot = (tlb->prot >> 4) & 0xF; |
1057 | 5eb7995e | j_mayer | /* Check the address space */
|
1058 | 5eb7995e | j_mayer | if (access_type == ACCESS_CODE) {
|
1059 | 5eb7995e | j_mayer | if (msr_is != (tlb->attr & 1)) |
1060 | 5eb7995e | j_mayer | continue;
|
1061 | 5eb7995e | j_mayer | ctx->prot = prot; |
1062 | 5eb7995e | j_mayer | if (prot & PAGE_EXEC) {
|
1063 | 5eb7995e | j_mayer | ret = 0;
|
1064 | 5eb7995e | j_mayer | break;
|
1065 | 5eb7995e | j_mayer | } |
1066 | 5eb7995e | j_mayer | ret = -3;
|
1067 | 5eb7995e | j_mayer | } else {
|
1068 | 5eb7995e | j_mayer | if (msr_ds != (tlb->attr & 1)) |
1069 | 5eb7995e | j_mayer | continue;
|
1070 | 5eb7995e | j_mayer | ctx->prot = prot; |
1071 | 5eb7995e | j_mayer | if ((!rw && prot & PAGE_READ) || (rw && (prot & PAGE_WRITE))) {
|
1072 | 5eb7995e | j_mayer | ret = 0;
|
1073 | 5eb7995e | j_mayer | break;
|
1074 | 5eb7995e | j_mayer | } |
1075 | 5eb7995e | j_mayer | ret = -2;
|
1076 | 5eb7995e | j_mayer | } |
1077 | 5eb7995e | j_mayer | } |
1078 | 5eb7995e | j_mayer | if (ret >= 0) |
1079 | 5eb7995e | j_mayer | ctx->raddr = raddr; |
1080 | 5eb7995e | j_mayer | |
1081 | 5eb7995e | j_mayer | return ret;
|
1082 | 5eb7995e | j_mayer | } |
1083 | 5eb7995e | j_mayer | |
1084 | 76a66253 | j_mayer | static int check_physical (CPUState *env, mmu_ctx_t *ctx, |
1085 | 76a66253 | j_mayer | target_ulong eaddr, int rw)
|
1086 | 76a66253 | j_mayer | { |
1087 | 76a66253 | j_mayer | int in_plb, ret;
|
1088 | 3b46e624 | ths | |
1089 | 76a66253 | j_mayer | ctx->raddr = eaddr; |
1090 | 76a66253 | j_mayer | ctx->prot = PAGE_READ; |
1091 | 76a66253 | j_mayer | ret = 0;
|
1092 | a750fc0b | j_mayer | switch (env->mmu_model) {
|
1093 | a750fc0b | j_mayer | case POWERPC_MMU_32B:
|
1094 | a750fc0b | j_mayer | case POWERPC_MMU_SOFT_6xx:
|
1095 | a750fc0b | j_mayer | case POWERPC_MMU_601:
|
1096 | a750fc0b | j_mayer | case POWERPC_MMU_SOFT_4xx:
|
1097 | a750fc0b | j_mayer | case POWERPC_MMU_REAL_4xx:
|
1098 | caa4039c | j_mayer | ctx->prot |= PAGE_WRITE; |
1099 | caa4039c | j_mayer | break;
|
1100 | caa4039c | j_mayer | #if defined(TARGET_PPC64)
|
1101 | a750fc0b | j_mayer | case POWERPC_MMU_64B:
|
1102 | a750fc0b | j_mayer | case POWERPC_MMU_64BRIDGE:
|
1103 | caa4039c | j_mayer | /* Real address are 60 bits long */
|
1104 | a750fc0b | j_mayer | ctx->raddr &= 0x0FFFFFFFFFFFFFFFULL;
|
1105 | caa4039c | j_mayer | ctx->prot |= PAGE_WRITE; |
1106 | caa4039c | j_mayer | break;
|
1107 | 9706285b | j_mayer | #endif
|
1108 | a750fc0b | j_mayer | case POWERPC_MMU_SOFT_4xx_Z:
|
1109 | caa4039c | j_mayer | if (unlikely(msr_pe != 0)) { |
1110 | caa4039c | j_mayer | /* 403 family add some particular protections,
|
1111 | caa4039c | j_mayer | * using PBL/PBU registers for accesses with no translation.
|
1112 | caa4039c | j_mayer | */
|
1113 | caa4039c | j_mayer | in_plb = |
1114 | caa4039c | j_mayer | /* Check PLB validity */
|
1115 | caa4039c | j_mayer | (env->pb[0] < env->pb[1] && |
1116 | caa4039c | j_mayer | /* and address in plb area */
|
1117 | caa4039c | j_mayer | eaddr >= env->pb[0] && eaddr < env->pb[1]) || |
1118 | caa4039c | j_mayer | (env->pb[2] < env->pb[3] && |
1119 | caa4039c | j_mayer | eaddr >= env->pb[2] && eaddr < env->pb[3]) ? 1 : 0; |
1120 | caa4039c | j_mayer | if (in_plb ^ msr_px) {
|
1121 | caa4039c | j_mayer | /* Access in protected area */
|
1122 | caa4039c | j_mayer | if (rw == 1) { |
1123 | caa4039c | j_mayer | /* Access is not allowed */
|
1124 | caa4039c | j_mayer | ret = -2;
|
1125 | caa4039c | j_mayer | } |
1126 | caa4039c | j_mayer | } else {
|
1127 | caa4039c | j_mayer | /* Read-write access is allowed */
|
1128 | caa4039c | j_mayer | ctx->prot |= PAGE_WRITE; |
1129 | 76a66253 | j_mayer | } |
1130 | 76a66253 | j_mayer | } |
1131 | e1833e1f | j_mayer | break;
|
1132 | a750fc0b | j_mayer | case POWERPC_MMU_BOOKE:
|
1133 | 76a66253 | j_mayer | ctx->prot |= PAGE_WRITE; |
1134 | caa4039c | j_mayer | break;
|
1135 | a750fc0b | j_mayer | case POWERPC_MMU_BOOKE_FSL:
|
1136 | caa4039c | j_mayer | /* XXX: TODO */
|
1137 | caa4039c | j_mayer | cpu_abort(env, "BookE FSL MMU model not implemented\n");
|
1138 | caa4039c | j_mayer | break;
|
1139 | caa4039c | j_mayer | default:
|
1140 | caa4039c | j_mayer | cpu_abort(env, "Unknown or invalid MMU model\n");
|
1141 | caa4039c | j_mayer | return -1; |
1142 | 76a66253 | j_mayer | } |
1143 | 76a66253 | j_mayer | |
1144 | 76a66253 | j_mayer | return ret;
|
1145 | 76a66253 | j_mayer | } |
1146 | 76a66253 | j_mayer | |
1147 | 76a66253 | j_mayer | int get_physical_address (CPUState *env, mmu_ctx_t *ctx, target_ulong eaddr,
|
1148 | 76a66253 | j_mayer | int rw, int access_type, int check_BATs) |
1149 | 9a64fbe4 | bellard | { |
1150 | 9a64fbe4 | bellard | int ret;
|
1151 | 514fb8c1 | bellard | #if 0
|
1152 | 4a057712 | j_mayer | if (loglevel != 0) {
|
1153 | 9a64fbe4 | bellard | fprintf(logfile, "%s\n", __func__);
|
1154 | 9a64fbe4 | bellard | }
|
1155 | d9bce9d9 | j_mayer | #endif
|
1156 | 4b3686fa | bellard | if ((access_type == ACCESS_CODE && msr_ir == 0) || |
1157 | 4b3686fa | bellard | (access_type != ACCESS_CODE && msr_dr == 0)) {
|
1158 | 9a64fbe4 | bellard | /* No address translation */
|
1159 | 76a66253 | j_mayer | ret = check_physical(env, ctx, eaddr, rw); |
1160 | 9a64fbe4 | bellard | } else {
|
1161 | c55e9aef | j_mayer | ret = -1;
|
1162 | a750fc0b | j_mayer | switch (env->mmu_model) {
|
1163 | a750fc0b | j_mayer | case POWERPC_MMU_32B:
|
1164 | a750fc0b | j_mayer | case POWERPC_MMU_SOFT_6xx:
|
1165 | a8dea12f | j_mayer | /* Try to find a BAT */
|
1166 | a8dea12f | j_mayer | if (check_BATs)
|
1167 | a8dea12f | j_mayer | ret = get_bat(env, ctx, eaddr, rw, access_type); |
1168 | c55e9aef | j_mayer | /* No break here */
|
1169 | c55e9aef | j_mayer | #if defined(TARGET_PPC64)
|
1170 | a750fc0b | j_mayer | case POWERPC_MMU_64B:
|
1171 | a750fc0b | j_mayer | case POWERPC_MMU_64BRIDGE:
|
1172 | c55e9aef | j_mayer | #endif
|
1173 | a8dea12f | j_mayer | if (ret < 0) { |
1174 | c55e9aef | j_mayer | /* We didn't match any BAT entry or don't have BATs */
|
1175 | a8dea12f | j_mayer | ret = get_segment(env, ctx, eaddr, rw, access_type); |
1176 | a8dea12f | j_mayer | } |
1177 | a8dea12f | j_mayer | break;
|
1178 | a750fc0b | j_mayer | case POWERPC_MMU_SOFT_4xx:
|
1179 | a750fc0b | j_mayer | case POWERPC_MMU_SOFT_4xx_Z:
|
1180 | 36081602 | j_mayer | ret = mmu40x_get_physical_address(env, ctx, eaddr, |
1181 | a8dea12f | j_mayer | rw, access_type); |
1182 | a8dea12f | j_mayer | break;
|
1183 | a750fc0b | j_mayer | case POWERPC_MMU_601:
|
1184 | c55e9aef | j_mayer | /* XXX: TODO */
|
1185 | c55e9aef | j_mayer | cpu_abort(env, "601 MMU model not implemented\n");
|
1186 | c55e9aef | j_mayer | return -1; |
1187 | a750fc0b | j_mayer | case POWERPC_MMU_BOOKE:
|
1188 | 5eb7995e | j_mayer | ret = mmubooke_get_physical_address(env, ctx, eaddr, |
1189 | 5eb7995e | j_mayer | rw, access_type); |
1190 | 5eb7995e | j_mayer | break;
|
1191 | a750fc0b | j_mayer | case POWERPC_MMU_BOOKE_FSL:
|
1192 | c55e9aef | j_mayer | /* XXX: TODO */
|
1193 | c55e9aef | j_mayer | cpu_abort(env, "BookE FSL MMU model not implemented\n");
|
1194 | c55e9aef | j_mayer | return -1; |
1195 | a750fc0b | j_mayer | case POWERPC_MMU_REAL_4xx:
|
1196 | 2662a059 | j_mayer | cpu_abort(env, "PowerPC 401 does not do any translation\n");
|
1197 | 2662a059 | j_mayer | return -1; |
1198 | c55e9aef | j_mayer | default:
|
1199 | c55e9aef | j_mayer | cpu_abort(env, "Unknown or invalid MMU model\n");
|
1200 | a8dea12f | j_mayer | return -1; |
1201 | 9a64fbe4 | bellard | } |
1202 | 9a64fbe4 | bellard | } |
1203 | 514fb8c1 | bellard | #if 0
|
1204 | 4a057712 | j_mayer | if (loglevel != 0) {
|
1205 | 4a057712 | j_mayer | fprintf(logfile, "%s address " ADDRX " => %d " PADDRX "\n",
|
1206 | c55e9aef | j_mayer | __func__, eaddr, ret, ctx->raddr);
|
1207 | a541f297 | bellard | }
|
1208 | 76a66253 | j_mayer | #endif
|
1209 | d9bce9d9 | j_mayer | |
1210 | 9a64fbe4 | bellard | return ret;
|
1211 | 9a64fbe4 | bellard | } |
1212 | 9a64fbe4 | bellard | |
1213 | 9b3c35e0 | j_mayer | target_phys_addr_t cpu_get_phys_page_debug (CPUState *env, target_ulong addr) |
1214 | a6b025d3 | bellard | { |
1215 | 76a66253 | j_mayer | mmu_ctx_t ctx; |
1216 | a6b025d3 | bellard | |
1217 | 76a66253 | j_mayer | if (unlikely(get_physical_address(env, &ctx, addr, 0, ACCESS_INT, 1) != 0)) |
1218 | a6b025d3 | bellard | return -1; |
1219 | 76a66253 | j_mayer | |
1220 | 76a66253 | j_mayer | return ctx.raddr & TARGET_PAGE_MASK;
|
1221 | a6b025d3 | bellard | } |
1222 | 9a64fbe4 | bellard | |
1223 | 9a64fbe4 | bellard | /* Perform address translation */
|
1224 | e96efcfc | j_mayer | int cpu_ppc_handle_mmu_fault (CPUState *env, target_ulong address, int rw, |
1225 | a541f297 | bellard | int is_user, int is_softmmu) |
1226 | 9a64fbe4 | bellard | { |
1227 | 76a66253 | j_mayer | mmu_ctx_t ctx; |
1228 | 9a64fbe4 | bellard | int exception = 0, error_code = 0; |
1229 | a541f297 | bellard | int access_type;
|
1230 | 9a64fbe4 | bellard | int ret = 0; |
1231 | d9bce9d9 | j_mayer | |
1232 | b769d8fe | bellard | if (rw == 2) { |
1233 | b769d8fe | bellard | /* code access */
|
1234 | b769d8fe | bellard | rw = 0;
|
1235 | b769d8fe | bellard | access_type = ACCESS_CODE; |
1236 | b769d8fe | bellard | } else {
|
1237 | b769d8fe | bellard | /* data access */
|
1238 | b769d8fe | bellard | /* XXX: put correct access by using cpu_restore_state()
|
1239 | b769d8fe | bellard | correctly */
|
1240 | b769d8fe | bellard | access_type = ACCESS_INT; |
1241 | b769d8fe | bellard | // access_type = env->access_type;
|
1242 | b769d8fe | bellard | } |
1243 | 76a66253 | j_mayer | ret = get_physical_address(env, &ctx, address, rw, access_type, 1);
|
1244 | 9a64fbe4 | bellard | if (ret == 0) { |
1245 | 76a66253 | j_mayer | ret = tlb_set_page(env, address & TARGET_PAGE_MASK, |
1246 | 76a66253 | j_mayer | ctx.raddr & TARGET_PAGE_MASK, ctx.prot, |
1247 | 76a66253 | j_mayer | is_user, is_softmmu); |
1248 | 9a64fbe4 | bellard | } else if (ret < 0) { |
1249 | 9a64fbe4 | bellard | #if defined (DEBUG_MMU)
|
1250 | 4a057712 | j_mayer | if (loglevel != 0) |
1251 | 76a66253 | j_mayer | cpu_dump_state(env, logfile, fprintf, 0);
|
1252 | 9a64fbe4 | bellard | #endif
|
1253 | 9a64fbe4 | bellard | if (access_type == ACCESS_CODE) {
|
1254 | e1833e1f | j_mayer | exception = POWERPC_EXCP_ISI; |
1255 | 9a64fbe4 | bellard | switch (ret) {
|
1256 | 9a64fbe4 | bellard | case -1: |
1257 | 76a66253 | j_mayer | /* No matches in page tables or TLB */
|
1258 | a750fc0b | j_mayer | switch (env->mmu_model) {
|
1259 | a750fc0b | j_mayer | case POWERPC_MMU_SOFT_6xx:
|
1260 | e1833e1f | j_mayer | exception = POWERPC_EXCP_IFTLB; |
1261 | 76a66253 | j_mayer | env->spr[SPR_IMISS] = address; |
1262 | 76a66253 | j_mayer | env->spr[SPR_ICMP] = 0x80000000 | ctx.ptem;
|
1263 | 76a66253 | j_mayer | error_code = 1 << 18; |
1264 | 76a66253 | j_mayer | goto tlb_miss;
|
1265 | a750fc0b | j_mayer | case POWERPC_MMU_SOFT_4xx:
|
1266 | a750fc0b | j_mayer | case POWERPC_MMU_SOFT_4xx_Z:
|
1267 | e1833e1f | j_mayer | exception = POWERPC_EXCP_ITLB; |
1268 | a8dea12f | j_mayer | error_code = 0;
|
1269 | a8dea12f | j_mayer | env->spr[SPR_40x_DEAR] = address; |
1270 | a8dea12f | j_mayer | env->spr[SPR_40x_ESR] = 0x00000000;
|
1271 | c55e9aef | j_mayer | break;
|
1272 | a750fc0b | j_mayer | case POWERPC_MMU_32B:
|
1273 | 76a66253 | j_mayer | error_code = 0x40000000;
|
1274 | c55e9aef | j_mayer | break;
|
1275 | c55e9aef | j_mayer | #if defined(TARGET_PPC64)
|
1276 | a750fc0b | j_mayer | case POWERPC_MMU_64B:
|
1277 | c55e9aef | j_mayer | /* XXX: TODO */
|
1278 | c55e9aef | j_mayer | cpu_abort(env, "MMU model not implemented\n");
|
1279 | c55e9aef | j_mayer | return -1; |
1280 | a750fc0b | j_mayer | case POWERPC_MMU_64BRIDGE:
|
1281 | c55e9aef | j_mayer | /* XXX: TODO */
|
1282 | c55e9aef | j_mayer | cpu_abort(env, "MMU model not implemented\n");
|
1283 | c55e9aef | j_mayer | return -1; |
1284 | c55e9aef | j_mayer | #endif
|
1285 | a750fc0b | j_mayer | case POWERPC_MMU_601:
|
1286 | c55e9aef | j_mayer | /* XXX: TODO */
|
1287 | c55e9aef | j_mayer | cpu_abort(env, "MMU model not implemented\n");
|
1288 | c55e9aef | j_mayer | return -1; |
1289 | a750fc0b | j_mayer | case POWERPC_MMU_BOOKE:
|
1290 | c55e9aef | j_mayer | /* XXX: TODO */
|
1291 | c55e9aef | j_mayer | cpu_abort(env, "MMU model not implemented\n");
|
1292 | c55e9aef | j_mayer | return -1; |
1293 | a750fc0b | j_mayer | case POWERPC_MMU_BOOKE_FSL:
|
1294 | c55e9aef | j_mayer | /* XXX: TODO */
|
1295 | c55e9aef | j_mayer | cpu_abort(env, "MMU model not implemented\n");
|
1296 | c55e9aef | j_mayer | return -1; |
1297 | a750fc0b | j_mayer | case POWERPC_MMU_REAL_4xx:
|
1298 | 2662a059 | j_mayer | cpu_abort(env, "PowerPC 401 should never raise any MMU "
|
1299 | 2662a059 | j_mayer | "exceptions\n");
|
1300 | 2662a059 | j_mayer | return -1; |
1301 | c55e9aef | j_mayer | default:
|
1302 | c55e9aef | j_mayer | cpu_abort(env, "Unknown or invalid MMU model\n");
|
1303 | c55e9aef | j_mayer | return -1; |
1304 | 76a66253 | j_mayer | } |
1305 | 9a64fbe4 | bellard | break;
|
1306 | 9a64fbe4 | bellard | case -2: |
1307 | 9a64fbe4 | bellard | /* Access rights violation */
|
1308 | 2be0071f | bellard | error_code = 0x08000000;
|
1309 | 9a64fbe4 | bellard | break;
|
1310 | 9a64fbe4 | bellard | case -3: |
1311 | 76a66253 | j_mayer | /* No execute protection violation */
|
1312 | 2be0071f | bellard | error_code = 0x10000000;
|
1313 | 9a64fbe4 | bellard | break;
|
1314 | 9a64fbe4 | bellard | case -4: |
1315 | 9a64fbe4 | bellard | /* Direct store exception */
|
1316 | 9a64fbe4 | bellard | /* No code fetch is allowed in direct-store areas */
|
1317 | 2be0071f | bellard | error_code = 0x10000000;
|
1318 | 2be0071f | bellard | break;
|
1319 | e1833e1f | j_mayer | #if defined(TARGET_PPC64)
|
1320 | 2be0071f | bellard | case -5: |
1321 | 2be0071f | bellard | /* No match in segment table */
|
1322 | e1833e1f | j_mayer | exception = POWERPC_EXCP_ISEG; |
1323 | 2be0071f | bellard | error_code = 0;
|
1324 | 9a64fbe4 | bellard | break;
|
1325 | e1833e1f | j_mayer | #endif
|
1326 | 9a64fbe4 | bellard | } |
1327 | 9a64fbe4 | bellard | } else {
|
1328 | e1833e1f | j_mayer | exception = POWERPC_EXCP_DSI; |
1329 | 9a64fbe4 | bellard | switch (ret) {
|
1330 | 9a64fbe4 | bellard | case -1: |
1331 | 76a66253 | j_mayer | /* No matches in page tables or TLB */
|
1332 | a750fc0b | j_mayer | switch (env->mmu_model) {
|
1333 | a750fc0b | j_mayer | case POWERPC_MMU_SOFT_6xx:
|
1334 | 76a66253 | j_mayer | if (rw == 1) { |
1335 | e1833e1f | j_mayer | exception = POWERPC_EXCP_DSTLB; |
1336 | 76a66253 | j_mayer | error_code = 1 << 16; |
1337 | 76a66253 | j_mayer | } else {
|
1338 | e1833e1f | j_mayer | exception = POWERPC_EXCP_DLTLB; |
1339 | 76a66253 | j_mayer | error_code = 0;
|
1340 | 76a66253 | j_mayer | } |
1341 | 76a66253 | j_mayer | env->spr[SPR_DMISS] = address; |
1342 | 76a66253 | j_mayer | env->spr[SPR_DCMP] = 0x80000000 | ctx.ptem;
|
1343 | 76a66253 | j_mayer | tlb_miss:
|
1344 | 76a66253 | j_mayer | error_code |= ctx.key << 19;
|
1345 | 76a66253 | j_mayer | env->spr[SPR_HASH1] = ctx.pg_addr[0];
|
1346 | 76a66253 | j_mayer | env->spr[SPR_HASH2] = ctx.pg_addr[1];
|
1347 | 76a66253 | j_mayer | /* Do not alter DAR nor DSISR */
|
1348 | 76a66253 | j_mayer | goto out;
|
1349 | a750fc0b | j_mayer | case POWERPC_MMU_SOFT_4xx:
|
1350 | a750fc0b | j_mayer | case POWERPC_MMU_SOFT_4xx_Z:
|
1351 | e1833e1f | j_mayer | exception = POWERPC_EXCP_DTLB; |
1352 | a8dea12f | j_mayer | error_code = 0;
|
1353 | a8dea12f | j_mayer | env->spr[SPR_40x_DEAR] = address; |
1354 | a8dea12f | j_mayer | if (rw)
|
1355 | a8dea12f | j_mayer | env->spr[SPR_40x_ESR] = 0x00800000;
|
1356 | a8dea12f | j_mayer | else
|
1357 | a8dea12f | j_mayer | env->spr[SPR_40x_ESR] = 0x00000000;
|
1358 | c55e9aef | j_mayer | break;
|
1359 | a750fc0b | j_mayer | case POWERPC_MMU_32B:
|
1360 | 76a66253 | j_mayer | error_code = 0x40000000;
|
1361 | c55e9aef | j_mayer | break;
|
1362 | c55e9aef | j_mayer | #if defined(TARGET_PPC64)
|
1363 | a750fc0b | j_mayer | case POWERPC_MMU_64B:
|
1364 | c55e9aef | j_mayer | /* XXX: TODO */
|
1365 | c55e9aef | j_mayer | cpu_abort(env, "MMU model not implemented\n");
|
1366 | c55e9aef | j_mayer | return -1; |
1367 | a750fc0b | j_mayer | case POWERPC_MMU_64BRIDGE:
|
1368 | c55e9aef | j_mayer | /* XXX: TODO */
|
1369 | c55e9aef | j_mayer | cpu_abort(env, "MMU model not implemented\n");
|
1370 | c55e9aef | j_mayer | return -1; |
1371 | c55e9aef | j_mayer | #endif
|
1372 | a750fc0b | j_mayer | case POWERPC_MMU_601:
|
1373 | c55e9aef | j_mayer | /* XXX: TODO */
|
1374 | c55e9aef | j_mayer | cpu_abort(env, "MMU model not implemented\n");
|
1375 | c55e9aef | j_mayer | return -1; |
1376 | a750fc0b | j_mayer | case POWERPC_MMU_BOOKE:
|
1377 | c55e9aef | j_mayer | /* XXX: TODO */
|
1378 | c55e9aef | j_mayer | cpu_abort(env, "MMU model not implemented\n");
|
1379 | c55e9aef | j_mayer | return -1; |
1380 | a750fc0b | j_mayer | case POWERPC_MMU_BOOKE_FSL:
|
1381 | c55e9aef | j_mayer | /* XXX: TODO */
|
1382 | c55e9aef | j_mayer | cpu_abort(env, "MMU model not implemented\n");
|
1383 | c55e9aef | j_mayer | return -1; |
1384 | a750fc0b | j_mayer | case POWERPC_MMU_REAL_4xx:
|
1385 | 2662a059 | j_mayer | cpu_abort(env, "PowerPC 401 should never raise any MMU "
|
1386 | 2662a059 | j_mayer | "exceptions\n");
|
1387 | 2662a059 | j_mayer | return -1; |
1388 | c55e9aef | j_mayer | default:
|
1389 | c55e9aef | j_mayer | cpu_abort(env, "Unknown or invalid MMU model\n");
|
1390 | c55e9aef | j_mayer | return -1; |
1391 | 76a66253 | j_mayer | } |
1392 | 9a64fbe4 | bellard | break;
|
1393 | 9a64fbe4 | bellard | case -2: |
1394 | 9a64fbe4 | bellard | /* Access rights violation */
|
1395 | 2be0071f | bellard | error_code = 0x08000000;
|
1396 | 9a64fbe4 | bellard | break;
|
1397 | 9a64fbe4 | bellard | case -4: |
1398 | 9a64fbe4 | bellard | /* Direct store exception */
|
1399 | 9a64fbe4 | bellard | switch (access_type) {
|
1400 | 9a64fbe4 | bellard | case ACCESS_FLOAT:
|
1401 | 9a64fbe4 | bellard | /* Floating point load/store */
|
1402 | e1833e1f | j_mayer | exception = POWERPC_EXCP_ALIGN; |
1403 | e1833e1f | j_mayer | error_code = POWERPC_EXCP_ALIGN_FP; |
1404 | 9a64fbe4 | bellard | break;
|
1405 | 9a64fbe4 | bellard | case ACCESS_RES:
|
1406 | 9a64fbe4 | bellard | /* lwarx, ldarx or srwcx. */
|
1407 | 2be0071f | bellard | error_code = 0x04000000;
|
1408 | 9a64fbe4 | bellard | break;
|
1409 | 9a64fbe4 | bellard | case ACCESS_EXT:
|
1410 | 9a64fbe4 | bellard | /* eciwx or ecowx */
|
1411 | 2be0071f | bellard | error_code = 0x04100000;
|
1412 | 9a64fbe4 | bellard | break;
|
1413 | 9a64fbe4 | bellard | default:
|
1414 | 76a66253 | j_mayer | printf("DSI: invalid exception (%d)\n", ret);
|
1415 | e1833e1f | j_mayer | exception = POWERPC_EXCP_PROGRAM; |
1416 | e1833e1f | j_mayer | error_code = POWERPC_EXCP_INVAL | POWERPC_EXCP_INVAL_INVAL; |
1417 | 9a64fbe4 | bellard | break;
|
1418 | 9a64fbe4 | bellard | } |
1419 | fdabc366 | bellard | break;
|
1420 | e1833e1f | j_mayer | #if defined(TARGET_PPC64)
|
1421 | 2be0071f | bellard | case -5: |
1422 | 2be0071f | bellard | /* No match in segment table */
|
1423 | e1833e1f | j_mayer | exception = POWERPC_EXCP_DSEG; |
1424 | 2be0071f | bellard | error_code = 0;
|
1425 | 2be0071f | bellard | break;
|
1426 | e1833e1f | j_mayer | #endif
|
1427 | 9a64fbe4 | bellard | } |
1428 | e1833e1f | j_mayer | if (exception == POWERPC_EXCP_DSI && rw == 1) |
1429 | 2be0071f | bellard | error_code |= 0x02000000;
|
1430 | 76a66253 | j_mayer | /* Store fault address */
|
1431 | 76a66253 | j_mayer | env->spr[SPR_DAR] = address; |
1432 | 2be0071f | bellard | env->spr[SPR_DSISR] = error_code; |
1433 | 9a64fbe4 | bellard | } |
1434 | 76a66253 | j_mayer | out:
|
1435 | 9a64fbe4 | bellard | #if 0
|
1436 | 9a64fbe4 | bellard | printf("%s: set exception to %d %02x\n",
|
1437 | 9a64fbe4 | bellard | __func__, exception, error_code);
|
1438 | 9a64fbe4 | bellard | #endif
|
1439 | 9a64fbe4 | bellard | env->exception_index = exception; |
1440 | 9a64fbe4 | bellard | env->error_code = error_code; |
1441 | 9a64fbe4 | bellard | ret = 1;
|
1442 | 9a64fbe4 | bellard | } |
1443 | 76a66253 | j_mayer | |
1444 | 9a64fbe4 | bellard | return ret;
|
1445 | 9a64fbe4 | bellard | } |
1446 | 9a64fbe4 | bellard | |
1447 | 3fc6c082 | bellard | /*****************************************************************************/
|
1448 | 3fc6c082 | bellard | /* BATs management */
|
1449 | 3fc6c082 | bellard | #if !defined(FLUSH_ALL_TLBS)
|
1450 | 3fc6c082 | bellard | static inline void do_invalidate_BAT (CPUPPCState *env, |
1451 | 3fc6c082 | bellard | target_ulong BATu, target_ulong mask) |
1452 | 3fc6c082 | bellard | { |
1453 | 3fc6c082 | bellard | target_ulong base, end, page; |
1454 | 76a66253 | j_mayer | |
1455 | 3fc6c082 | bellard | base = BATu & ~0x0001FFFF;
|
1456 | 3fc6c082 | bellard | end = base + mask + 0x00020000;
|
1457 | 3fc6c082 | bellard | #if defined (DEBUG_BATS)
|
1458 | 76a66253 | j_mayer | if (loglevel != 0) { |
1459 | 1b9eb036 | j_mayer | fprintf(logfile, "Flush BAT from " ADDRX " to " ADDRX " (" ADDRX ")\n", |
1460 | 76a66253 | j_mayer | base, end, mask); |
1461 | 76a66253 | j_mayer | } |
1462 | 3fc6c082 | bellard | #endif
|
1463 | 3fc6c082 | bellard | for (page = base; page != end; page += TARGET_PAGE_SIZE)
|
1464 | 3fc6c082 | bellard | tlb_flush_page(env, page); |
1465 | 3fc6c082 | bellard | #if defined (DEBUG_BATS)
|
1466 | 3fc6c082 | bellard | if (loglevel != 0) |
1467 | 3fc6c082 | bellard | fprintf(logfile, "Flush done\n");
|
1468 | 3fc6c082 | bellard | #endif
|
1469 | 3fc6c082 | bellard | } |
1470 | 3fc6c082 | bellard | #endif
|
1471 | 3fc6c082 | bellard | |
1472 | 3fc6c082 | bellard | static inline void dump_store_bat (CPUPPCState *env, char ID, int ul, int nr, |
1473 | 3fc6c082 | bellard | target_ulong value) |
1474 | 3fc6c082 | bellard | { |
1475 | 3fc6c082 | bellard | #if defined (DEBUG_BATS)
|
1476 | 3fc6c082 | bellard | if (loglevel != 0) { |
1477 | 1b9eb036 | j_mayer | fprintf(logfile, "Set %cBAT%d%c to 0x" ADDRX " (0x" ADDRX ")\n", |
1478 | 1b9eb036 | j_mayer | ID, nr, ul == 0 ? 'u' : 'l', value, env->nip); |
1479 | 3fc6c082 | bellard | } |
1480 | 3fc6c082 | bellard | #endif
|
1481 | 3fc6c082 | bellard | } |
1482 | 3fc6c082 | bellard | |
1483 | 3fc6c082 | bellard | target_ulong do_load_ibatu (CPUPPCState *env, int nr)
|
1484 | 3fc6c082 | bellard | { |
1485 | 3fc6c082 | bellard | return env->IBAT[0][nr]; |
1486 | 3fc6c082 | bellard | } |
1487 | 3fc6c082 | bellard | |
1488 | 3fc6c082 | bellard | target_ulong do_load_ibatl (CPUPPCState *env, int nr)
|
1489 | 3fc6c082 | bellard | { |
1490 | 3fc6c082 | bellard | return env->IBAT[1][nr]; |
1491 | 3fc6c082 | bellard | } |
1492 | 3fc6c082 | bellard | |
1493 | 3fc6c082 | bellard | void do_store_ibatu (CPUPPCState *env, int nr, target_ulong value) |
1494 | 3fc6c082 | bellard | { |
1495 | 3fc6c082 | bellard | target_ulong mask; |
1496 | 3fc6c082 | bellard | |
1497 | 3fc6c082 | bellard | dump_store_bat(env, 'I', 0, nr, value); |
1498 | 3fc6c082 | bellard | if (env->IBAT[0][nr] != value) { |
1499 | 3fc6c082 | bellard | mask = (value << 15) & 0x0FFE0000UL; |
1500 | 3fc6c082 | bellard | #if !defined(FLUSH_ALL_TLBS)
|
1501 | 3fc6c082 | bellard | do_invalidate_BAT(env, env->IBAT[0][nr], mask);
|
1502 | 3fc6c082 | bellard | #endif
|
1503 | 3fc6c082 | bellard | /* When storing valid upper BAT, mask BEPI and BRPN
|
1504 | 3fc6c082 | bellard | * and invalidate all TLBs covered by this BAT
|
1505 | 3fc6c082 | bellard | */
|
1506 | 3fc6c082 | bellard | mask = (value << 15) & 0x0FFE0000UL; |
1507 | 3fc6c082 | bellard | env->IBAT[0][nr] = (value & 0x00001FFFUL) | |
1508 | 3fc6c082 | bellard | (value & ~0x0001FFFFUL & ~mask);
|
1509 | 3fc6c082 | bellard | env->IBAT[1][nr] = (env->IBAT[1][nr] & 0x0000007B) | |
1510 | 3fc6c082 | bellard | (env->IBAT[1][nr] & ~0x0001FFFF & ~mask); |
1511 | 3fc6c082 | bellard | #if !defined(FLUSH_ALL_TLBS)
|
1512 | 3fc6c082 | bellard | do_invalidate_BAT(env, env->IBAT[0][nr], mask);
|
1513 | 76a66253 | j_mayer | #else
|
1514 | 3fc6c082 | bellard | tlb_flush(env, 1);
|
1515 | 3fc6c082 | bellard | #endif
|
1516 | 3fc6c082 | bellard | } |
1517 | 3fc6c082 | bellard | } |
1518 | 3fc6c082 | bellard | |
1519 | 3fc6c082 | bellard | void do_store_ibatl (CPUPPCState *env, int nr, target_ulong value) |
1520 | 3fc6c082 | bellard | { |
1521 | 3fc6c082 | bellard | dump_store_bat(env, 'I', 1, nr, value); |
1522 | 3fc6c082 | bellard | env->IBAT[1][nr] = value;
|
1523 | 3fc6c082 | bellard | } |
1524 | 3fc6c082 | bellard | |
1525 | 3fc6c082 | bellard | target_ulong do_load_dbatu (CPUPPCState *env, int nr)
|
1526 | 3fc6c082 | bellard | { |
1527 | 3fc6c082 | bellard | return env->DBAT[0][nr]; |
1528 | 3fc6c082 | bellard | } |
1529 | 3fc6c082 | bellard | |
1530 | 3fc6c082 | bellard | target_ulong do_load_dbatl (CPUPPCState *env, int nr)
|
1531 | 3fc6c082 | bellard | { |
1532 | 3fc6c082 | bellard | return env->DBAT[1][nr]; |
1533 | 3fc6c082 | bellard | } |
1534 | 3fc6c082 | bellard | |
1535 | 3fc6c082 | bellard | void do_store_dbatu (CPUPPCState *env, int nr, target_ulong value) |
1536 | 3fc6c082 | bellard | { |
1537 | 3fc6c082 | bellard | target_ulong mask; |
1538 | 3fc6c082 | bellard | |
1539 | 3fc6c082 | bellard | dump_store_bat(env, 'D', 0, nr, value); |
1540 | 3fc6c082 | bellard | if (env->DBAT[0][nr] != value) { |
1541 | 3fc6c082 | bellard | /* When storing valid upper BAT, mask BEPI and BRPN
|
1542 | 3fc6c082 | bellard | * and invalidate all TLBs covered by this BAT
|
1543 | 3fc6c082 | bellard | */
|
1544 | 3fc6c082 | bellard | mask = (value << 15) & 0x0FFE0000UL; |
1545 | 3fc6c082 | bellard | #if !defined(FLUSH_ALL_TLBS)
|
1546 | 3fc6c082 | bellard | do_invalidate_BAT(env, env->DBAT[0][nr], mask);
|
1547 | 3fc6c082 | bellard | #endif
|
1548 | 3fc6c082 | bellard | mask = (value << 15) & 0x0FFE0000UL; |
1549 | 3fc6c082 | bellard | env->DBAT[0][nr] = (value & 0x00001FFFUL) | |
1550 | 3fc6c082 | bellard | (value & ~0x0001FFFFUL & ~mask);
|
1551 | 3fc6c082 | bellard | env->DBAT[1][nr] = (env->DBAT[1][nr] & 0x0000007B) | |
1552 | 3fc6c082 | bellard | (env->DBAT[1][nr] & ~0x0001FFFF & ~mask); |
1553 | 3fc6c082 | bellard | #if !defined(FLUSH_ALL_TLBS)
|
1554 | 3fc6c082 | bellard | do_invalidate_BAT(env, env->DBAT[0][nr], mask);
|
1555 | 3fc6c082 | bellard | #else
|
1556 | 3fc6c082 | bellard | tlb_flush(env, 1);
|
1557 | 3fc6c082 | bellard | #endif
|
1558 | 3fc6c082 | bellard | } |
1559 | 3fc6c082 | bellard | } |
1560 | 3fc6c082 | bellard | |
1561 | 3fc6c082 | bellard | void do_store_dbatl (CPUPPCState *env, int nr, target_ulong value) |
1562 | 3fc6c082 | bellard | { |
1563 | 3fc6c082 | bellard | dump_store_bat(env, 'D', 1, nr, value); |
1564 | 3fc6c082 | bellard | env->DBAT[1][nr] = value;
|
1565 | 3fc6c082 | bellard | } |
1566 | 3fc6c082 | bellard | |
1567 | 0a032cbe | j_mayer | |
1568 | 0a032cbe | j_mayer | /*****************************************************************************/
|
1569 | 0a032cbe | j_mayer | /* TLB management */
|
1570 | 0a032cbe | j_mayer | void ppc_tlb_invalidate_all (CPUPPCState *env)
|
1571 | 0a032cbe | j_mayer | { |
1572 | daf4f96e | j_mayer | switch (env->mmu_model) {
|
1573 | daf4f96e | j_mayer | case POWERPC_MMU_SOFT_6xx:
|
1574 | 0a032cbe | j_mayer | ppc6xx_tlb_invalidate_all(env); |
1575 | daf4f96e | j_mayer | break;
|
1576 | daf4f96e | j_mayer | case POWERPC_MMU_SOFT_4xx:
|
1577 | daf4f96e | j_mayer | case POWERPC_MMU_SOFT_4xx_Z:
|
1578 | 0a032cbe | j_mayer | ppc4xx_tlb_invalidate_all(env); |
1579 | daf4f96e | j_mayer | break;
|
1580 | daf4f96e | j_mayer | default:
|
1581 | 0a032cbe | j_mayer | tlb_flush(env, 1);
|
1582 | daf4f96e | j_mayer | break;
|
1583 | 0a032cbe | j_mayer | } |
1584 | 0a032cbe | j_mayer | } |
1585 | 0a032cbe | j_mayer | |
1586 | daf4f96e | j_mayer | void ppc_tlb_invalidate_one (CPUPPCState *env, target_ulong addr)
|
1587 | daf4f96e | j_mayer | { |
1588 | daf4f96e | j_mayer | #if !defined(FLUSH_ALL_TLBS)
|
1589 | daf4f96e | j_mayer | addr &= TARGET_PAGE_MASK; |
1590 | daf4f96e | j_mayer | switch (env->mmu_model) {
|
1591 | daf4f96e | j_mayer | case POWERPC_MMU_SOFT_6xx:
|
1592 | daf4f96e | j_mayer | ppc6xx_tlb_invalidate_virt(env, addr, 0);
|
1593 | daf4f96e | j_mayer | if (env->id_tlbs == 1) |
1594 | daf4f96e | j_mayer | ppc6xx_tlb_invalidate_virt(env, addr, 1);
|
1595 | daf4f96e | j_mayer | break;
|
1596 | daf4f96e | j_mayer | case POWERPC_MMU_SOFT_4xx:
|
1597 | daf4f96e | j_mayer | case POWERPC_MMU_SOFT_4xx_Z:
|
1598 | daf4f96e | j_mayer | ppc4xx_tlb_invalidate_virt(env, addr, env->spr[SPR_40x_PID]); |
1599 | daf4f96e | j_mayer | break;
|
1600 | daf4f96e | j_mayer | default:
|
1601 | daf4f96e | j_mayer | /* tlbie invalidate TLBs for all segments */
|
1602 | daf4f96e | j_mayer | addr &= ~((target_ulong)-1 << 28); |
1603 | daf4f96e | j_mayer | /* XXX: this case should be optimized,
|
1604 | daf4f96e | j_mayer | * giving a mask to tlb_flush_page
|
1605 | daf4f96e | j_mayer | */
|
1606 | daf4f96e | j_mayer | tlb_flush_page(env, addr | (0x0 << 28)); |
1607 | daf4f96e | j_mayer | tlb_flush_page(env, addr | (0x1 << 28)); |
1608 | daf4f96e | j_mayer | tlb_flush_page(env, addr | (0x2 << 28)); |
1609 | daf4f96e | j_mayer | tlb_flush_page(env, addr | (0x3 << 28)); |
1610 | daf4f96e | j_mayer | tlb_flush_page(env, addr | (0x4 << 28)); |
1611 | daf4f96e | j_mayer | tlb_flush_page(env, addr | (0x5 << 28)); |
1612 | daf4f96e | j_mayer | tlb_flush_page(env, addr | (0x6 << 28)); |
1613 | daf4f96e | j_mayer | tlb_flush_page(env, addr | (0x7 << 28)); |
1614 | daf4f96e | j_mayer | tlb_flush_page(env, addr | (0x8 << 28)); |
1615 | daf4f96e | j_mayer | tlb_flush_page(env, addr | (0x9 << 28)); |
1616 | daf4f96e | j_mayer | tlb_flush_page(env, addr | (0xA << 28)); |
1617 | daf4f96e | j_mayer | tlb_flush_page(env, addr | (0xB << 28)); |
1618 | daf4f96e | j_mayer | tlb_flush_page(env, addr | (0xC << 28)); |
1619 | daf4f96e | j_mayer | tlb_flush_page(env, addr | (0xD << 28)); |
1620 | daf4f96e | j_mayer | tlb_flush_page(env, addr | (0xE << 28)); |
1621 | daf4f96e | j_mayer | tlb_flush_page(env, addr | (0xF << 28)); |
1622 | daf4f96e | j_mayer | } |
1623 | daf4f96e | j_mayer | #else
|
1624 | daf4f96e | j_mayer | ppc_tlb_invalidate_all(env); |
1625 | daf4f96e | j_mayer | #endif
|
1626 | daf4f96e | j_mayer | } |
1627 | daf4f96e | j_mayer | |
1628 | daf4f96e | j_mayer | #if defined(TARGET_PPC64)
|
1629 | daf4f96e | j_mayer | void ppc_slb_invalidate_all (CPUPPCState *env)
|
1630 | daf4f96e | j_mayer | { |
1631 | daf4f96e | j_mayer | /* XXX: TODO */
|
1632 | daf4f96e | j_mayer | tlb_flush(env, 1);
|
1633 | daf4f96e | j_mayer | } |
1634 | daf4f96e | j_mayer | |
1635 | daf4f96e | j_mayer | void ppc_slb_invalidate_one (CPUPPCState *env, uint64_t T0)
|
1636 | daf4f96e | j_mayer | { |
1637 | daf4f96e | j_mayer | /* XXX: TODO */
|
1638 | daf4f96e | j_mayer | tlb_flush(env, 1);
|
1639 | daf4f96e | j_mayer | } |
1640 | daf4f96e | j_mayer | #endif
|
1641 | daf4f96e | j_mayer | |
1642 | daf4f96e | j_mayer | |
1643 | 3fc6c082 | bellard | /*****************************************************************************/
|
1644 | 3fc6c082 | bellard | /* Special registers manipulation */
|
1645 | d9bce9d9 | j_mayer | #if defined(TARGET_PPC64)
|
1646 | d9bce9d9 | j_mayer | target_ulong ppc_load_asr (CPUPPCState *env) |
1647 | d9bce9d9 | j_mayer | { |
1648 | d9bce9d9 | j_mayer | return env->asr;
|
1649 | d9bce9d9 | j_mayer | } |
1650 | d9bce9d9 | j_mayer | |
1651 | d9bce9d9 | j_mayer | void ppc_store_asr (CPUPPCState *env, target_ulong value)
|
1652 | d9bce9d9 | j_mayer | { |
1653 | d9bce9d9 | j_mayer | if (env->asr != value) {
|
1654 | d9bce9d9 | j_mayer | env->asr = value; |
1655 | d9bce9d9 | j_mayer | tlb_flush(env, 1);
|
1656 | d9bce9d9 | j_mayer | } |
1657 | d9bce9d9 | j_mayer | } |
1658 | d9bce9d9 | j_mayer | #endif
|
1659 | d9bce9d9 | j_mayer | |
1660 | 3fc6c082 | bellard | target_ulong do_load_sdr1 (CPUPPCState *env) |
1661 | 3fc6c082 | bellard | { |
1662 | 3fc6c082 | bellard | return env->sdr1;
|
1663 | 3fc6c082 | bellard | } |
1664 | 3fc6c082 | bellard | |
1665 | 3fc6c082 | bellard | void do_store_sdr1 (CPUPPCState *env, target_ulong value)
|
1666 | 3fc6c082 | bellard | { |
1667 | 3fc6c082 | bellard | #if defined (DEBUG_MMU)
|
1668 | 3fc6c082 | bellard | if (loglevel != 0) { |
1669 | 1b9eb036 | j_mayer | fprintf(logfile, "%s: 0x" ADDRX "\n", __func__, value); |
1670 | 3fc6c082 | bellard | } |
1671 | 3fc6c082 | bellard | #endif
|
1672 | 3fc6c082 | bellard | if (env->sdr1 != value) {
|
1673 | 3fc6c082 | bellard | env->sdr1 = value; |
1674 | 76a66253 | j_mayer | tlb_flush(env, 1);
|
1675 | 3fc6c082 | bellard | } |
1676 | 3fc6c082 | bellard | } |
1677 | 3fc6c082 | bellard | |
1678 | 3fc6c082 | bellard | target_ulong do_load_sr (CPUPPCState *env, int srnum)
|
1679 | 3fc6c082 | bellard | { |
1680 | 3fc6c082 | bellard | return env->sr[srnum];
|
1681 | 3fc6c082 | bellard | } |
1682 | 3fc6c082 | bellard | |
1683 | 3fc6c082 | bellard | void do_store_sr (CPUPPCState *env, int srnum, target_ulong value) |
1684 | 3fc6c082 | bellard | { |
1685 | 3fc6c082 | bellard | #if defined (DEBUG_MMU)
|
1686 | 3fc6c082 | bellard | if (loglevel != 0) { |
1687 | 1b9eb036 | j_mayer | fprintf(logfile, "%s: reg=%d 0x" ADDRX " " ADDRX "\n", |
1688 | 1b9eb036 | j_mayer | __func__, srnum, value, env->sr[srnum]); |
1689 | 3fc6c082 | bellard | } |
1690 | 3fc6c082 | bellard | #endif
|
1691 | 3fc6c082 | bellard | if (env->sr[srnum] != value) {
|
1692 | 3fc6c082 | bellard | env->sr[srnum] = value; |
1693 | 3fc6c082 | bellard | #if !defined(FLUSH_ALL_TLBS) && 0 |
1694 | 3fc6c082 | bellard | { |
1695 | 3fc6c082 | bellard | target_ulong page, end; |
1696 | 3fc6c082 | bellard | /* Invalidate 256 MB of virtual memory */
|
1697 | 3fc6c082 | bellard | page = (16 << 20) * srnum; |
1698 | 3fc6c082 | bellard | end = page + (16 << 20); |
1699 | 3fc6c082 | bellard | for (; page != end; page += TARGET_PAGE_SIZE)
|
1700 | 3fc6c082 | bellard | tlb_flush_page(env, page); |
1701 | 3fc6c082 | bellard | } |
1702 | 3fc6c082 | bellard | #else
|
1703 | 76a66253 | j_mayer | tlb_flush(env, 1);
|
1704 | 3fc6c082 | bellard | #endif
|
1705 | 3fc6c082 | bellard | } |
1706 | 3fc6c082 | bellard | } |
1707 | 76a66253 | j_mayer | #endif /* !defined (CONFIG_USER_ONLY) */ |
1708 | 3fc6c082 | bellard | |
1709 | bfa1e5cf | j_mayer | target_ulong ppc_load_xer (CPUPPCState *env) |
1710 | 79aceca5 | bellard | { |
1711 | 79aceca5 | bellard | return (xer_so << XER_SO) |
|
1712 | 79aceca5 | bellard | (xer_ov << XER_OV) | |
1713 | 79aceca5 | bellard | (xer_ca << XER_CA) | |
1714 | 3fc6c082 | bellard | (xer_bc << XER_BC) | |
1715 | 3fc6c082 | bellard | (xer_cmp << XER_CMP); |
1716 | 79aceca5 | bellard | } |
1717 | 79aceca5 | bellard | |
1718 | bfa1e5cf | j_mayer | void ppc_store_xer (CPUPPCState *env, target_ulong value)
|
1719 | 79aceca5 | bellard | { |
1720 | 79aceca5 | bellard | xer_so = (value >> XER_SO) & 0x01;
|
1721 | 79aceca5 | bellard | xer_ov = (value >> XER_OV) & 0x01;
|
1722 | 79aceca5 | bellard | xer_ca = (value >> XER_CA) & 0x01;
|
1723 | 3fc6c082 | bellard | xer_cmp = (value >> XER_CMP) & 0xFF;
|
1724 | d9bce9d9 | j_mayer | xer_bc = (value >> XER_BC) & 0x7F;
|
1725 | 79aceca5 | bellard | } |
1726 | 79aceca5 | bellard | |
1727 | 76a66253 | j_mayer | /* Swap temporary saved registers with GPRs */
|
1728 | 76a66253 | j_mayer | static inline void swap_gpr_tgpr (CPUPPCState *env) |
1729 | 79aceca5 | bellard | { |
1730 | 76a66253 | j_mayer | ppc_gpr_t tmp; |
1731 | 76a66253 | j_mayer | |
1732 | 76a66253 | j_mayer | tmp = env->gpr[0];
|
1733 | 76a66253 | j_mayer | env->gpr[0] = env->tgpr[0]; |
1734 | 76a66253 | j_mayer | env->tgpr[0] = tmp;
|
1735 | 76a66253 | j_mayer | tmp = env->gpr[1];
|
1736 | 76a66253 | j_mayer | env->gpr[1] = env->tgpr[1]; |
1737 | 76a66253 | j_mayer | env->tgpr[1] = tmp;
|
1738 | 76a66253 | j_mayer | tmp = env->gpr[2];
|
1739 | 76a66253 | j_mayer | env->gpr[2] = env->tgpr[2]; |
1740 | 76a66253 | j_mayer | env->tgpr[2] = tmp;
|
1741 | 76a66253 | j_mayer | tmp = env->gpr[3];
|
1742 | 76a66253 | j_mayer | env->gpr[3] = env->tgpr[3]; |
1743 | 76a66253 | j_mayer | env->tgpr[3] = tmp;
|
1744 | 79aceca5 | bellard | } |
1745 | 79aceca5 | bellard | |
1746 | 76a66253 | j_mayer | /* GDBstub can read and write MSR... */
|
1747 | 76a66253 | j_mayer | target_ulong do_load_msr (CPUPPCState *env) |
1748 | 79aceca5 | bellard | { |
1749 | 76a66253 | j_mayer | return
|
1750 | 76a66253 | j_mayer | #if defined (TARGET_PPC64)
|
1751 | d9bce9d9 | j_mayer | ((target_ulong)msr_sf << MSR_SF) | |
1752 | d9bce9d9 | j_mayer | ((target_ulong)msr_isf << MSR_ISF) | |
1753 | d9bce9d9 | j_mayer | ((target_ulong)msr_hv << MSR_HV) | |
1754 | 76a66253 | j_mayer | #endif
|
1755 | d9bce9d9 | j_mayer | ((target_ulong)msr_ucle << MSR_UCLE) | |
1756 | d9bce9d9 | j_mayer | ((target_ulong)msr_vr << MSR_VR) | /* VR / SPE */
|
1757 | d9bce9d9 | j_mayer | ((target_ulong)msr_ap << MSR_AP) | |
1758 | d9bce9d9 | j_mayer | ((target_ulong)msr_sa << MSR_SA) | |
1759 | d9bce9d9 | j_mayer | ((target_ulong)msr_key << MSR_KEY) | |
1760 | d9bce9d9 | j_mayer | ((target_ulong)msr_pow << MSR_POW) | /* POW / WE */
|
1761 | d9bce9d9 | j_mayer | ((target_ulong)msr_tlb << MSR_TLB) | /* TLB / TGPE / CE */
|
1762 | d9bce9d9 | j_mayer | ((target_ulong)msr_ile << MSR_ILE) | |
1763 | d9bce9d9 | j_mayer | ((target_ulong)msr_ee << MSR_EE) | |
1764 | d9bce9d9 | j_mayer | ((target_ulong)msr_pr << MSR_PR) | |
1765 | d9bce9d9 | j_mayer | ((target_ulong)msr_fp << MSR_FP) | |
1766 | d9bce9d9 | j_mayer | ((target_ulong)msr_me << MSR_ME) | |
1767 | d9bce9d9 | j_mayer | ((target_ulong)msr_fe0 << MSR_FE0) | |
1768 | d9bce9d9 | j_mayer | ((target_ulong)msr_se << MSR_SE) | /* SE / DWE / UBLE */
|
1769 | d9bce9d9 | j_mayer | ((target_ulong)msr_be << MSR_BE) | /* BE / DE */
|
1770 | d9bce9d9 | j_mayer | ((target_ulong)msr_fe1 << MSR_FE1) | |
1771 | d9bce9d9 | j_mayer | ((target_ulong)msr_al << MSR_AL) | |
1772 | d9bce9d9 | j_mayer | ((target_ulong)msr_ip << MSR_IP) | |
1773 | d9bce9d9 | j_mayer | ((target_ulong)msr_ir << MSR_IR) | /* IR / IS */
|
1774 | d9bce9d9 | j_mayer | ((target_ulong)msr_dr << MSR_DR) | /* DR / DS */
|
1775 | d9bce9d9 | j_mayer | ((target_ulong)msr_pe << MSR_PE) | /* PE / EP */
|
1776 | d9bce9d9 | j_mayer | ((target_ulong)msr_px << MSR_PX) | /* PX / PMM */
|
1777 | d9bce9d9 | j_mayer | ((target_ulong)msr_ri << MSR_RI) | |
1778 | d9bce9d9 | j_mayer | ((target_ulong)msr_le << MSR_LE); |
1779 | 3fc6c082 | bellard | } |
1780 | 3fc6c082 | bellard | |
1781 | 3fc6c082 | bellard | void do_store_msr (CPUPPCState *env, target_ulong value)
|
1782 | 313adae9 | bellard | { |
1783 | 50443c98 | bellard | int enter_pm;
|
1784 | 50443c98 | bellard | |
1785 | 3fc6c082 | bellard | value &= env->msr_mask; |
1786 | 3fc6c082 | bellard | if (((value >> MSR_IR) & 1) != msr_ir || |
1787 | 3fc6c082 | bellard | ((value >> MSR_DR) & 1) != msr_dr) {
|
1788 | 76a66253 | j_mayer | /* Flush all tlb when changing translation mode */
|
1789 | d094807b | bellard | tlb_flush(env, 1);
|
1790 | 3fc6c082 | bellard | env->interrupt_request |= CPU_INTERRUPT_EXITTB; |
1791 | a541f297 | bellard | } |
1792 | 3fc6c082 | bellard | #if 0
|
1793 | 3fc6c082 | bellard | if (loglevel != 0) {
|
1794 | 3fc6c082 | bellard | fprintf(logfile, "%s: T0 %08lx\n", __func__, value);
|
1795 | 3fc6c082 | bellard | }
|
1796 | 3fc6c082 | bellard | #endif
|
1797 | a750fc0b | j_mayer | switch (env->excp_model) {
|
1798 | a750fc0b | j_mayer | case POWERPC_EXCP_602:
|
1799 | a750fc0b | j_mayer | case POWERPC_EXCP_603:
|
1800 | a750fc0b | j_mayer | case POWERPC_EXCP_603E:
|
1801 | a750fc0b | j_mayer | case POWERPC_EXCP_G2:
|
1802 | 76a66253 | j_mayer | if (((value >> MSR_TGPR) & 1) != msr_tgpr) { |
1803 | 76a66253 | j_mayer | /* Swap temporary saved registers with GPRs */
|
1804 | 76a66253 | j_mayer | swap_gpr_tgpr(env); |
1805 | 76a66253 | j_mayer | } |
1806 | 76a66253 | j_mayer | break;
|
1807 | 76a66253 | j_mayer | default:
|
1808 | 76a66253 | j_mayer | break;
|
1809 | 76a66253 | j_mayer | } |
1810 | 76a66253 | j_mayer | #if defined (TARGET_PPC64)
|
1811 | 76a66253 | j_mayer | msr_sf = (value >> MSR_SF) & 1;
|
1812 | 76a66253 | j_mayer | msr_isf = (value >> MSR_ISF) & 1;
|
1813 | 76a66253 | j_mayer | msr_hv = (value >> MSR_HV) & 1;
|
1814 | 76a66253 | j_mayer | #endif
|
1815 | 76a66253 | j_mayer | msr_ucle = (value >> MSR_UCLE) & 1;
|
1816 | 76a66253 | j_mayer | msr_vr = (value >> MSR_VR) & 1; /* VR / SPE */ |
1817 | 76a66253 | j_mayer | msr_ap = (value >> MSR_AP) & 1;
|
1818 | 76a66253 | j_mayer | msr_sa = (value >> MSR_SA) & 1;
|
1819 | 76a66253 | j_mayer | msr_key = (value >> MSR_KEY) & 1;
|
1820 | 76a66253 | j_mayer | msr_pow = (value >> MSR_POW) & 1; /* POW / WE */ |
1821 | 76a66253 | j_mayer | msr_tlb = (value >> MSR_TLB) & 1; /* TLB / TGPR / CE */ |
1822 | 76a66253 | j_mayer | msr_ile = (value >> MSR_ILE) & 1;
|
1823 | 76a66253 | j_mayer | msr_ee = (value >> MSR_EE) & 1;
|
1824 | 76a66253 | j_mayer | msr_pr = (value >> MSR_PR) & 1;
|
1825 | 76a66253 | j_mayer | msr_fp = (value >> MSR_FP) & 1;
|
1826 | 76a66253 | j_mayer | msr_me = (value >> MSR_ME) & 1;
|
1827 | 76a66253 | j_mayer | msr_fe0 = (value >> MSR_FE0) & 1;
|
1828 | 76a66253 | j_mayer | msr_se = (value >> MSR_SE) & 1; /* SE / DWE / UBLE */ |
1829 | 76a66253 | j_mayer | msr_be = (value >> MSR_BE) & 1; /* BE / DE */ |
1830 | 76a66253 | j_mayer | msr_fe1 = (value >> MSR_FE1) & 1;
|
1831 | 76a66253 | j_mayer | msr_al = (value >> MSR_AL) & 1;
|
1832 | 76a66253 | j_mayer | msr_ip = (value >> MSR_IP) & 1;
|
1833 | 76a66253 | j_mayer | msr_ir = (value >> MSR_IR) & 1; /* IR / IS */ |
1834 | 76a66253 | j_mayer | msr_dr = (value >> MSR_DR) & 1; /* DR / DS */ |
1835 | 76a66253 | j_mayer | msr_pe = (value >> MSR_PE) & 1; /* PE / EP */ |
1836 | 76a66253 | j_mayer | msr_px = (value >> MSR_PX) & 1; /* PX / PMM */ |
1837 | 76a66253 | j_mayer | msr_ri = (value >> MSR_RI) & 1;
|
1838 | 76a66253 | j_mayer | msr_le = (value >> MSR_LE) & 1;
|
1839 | 3fc6c082 | bellard | do_compute_hflags(env); |
1840 | 50443c98 | bellard | |
1841 | 50443c98 | bellard | enter_pm = 0;
|
1842 | a750fc0b | j_mayer | switch (env->excp_model) {
|
1843 | a750fc0b | j_mayer | case POWERPC_EXCP_603:
|
1844 | a750fc0b | j_mayer | case POWERPC_EXCP_603E:
|
1845 | a750fc0b | j_mayer | case POWERPC_EXCP_G2:
|
1846 | d9bce9d9 | j_mayer | /* Don't handle SLEEP mode: we should disable all clocks...
|
1847 | d9bce9d9 | j_mayer | * No dynamic power-management.
|
1848 | d9bce9d9 | j_mayer | */
|
1849 | d9bce9d9 | j_mayer | if (msr_pow == 1 && (env->spr[SPR_HID0] & 0x00C00000) != 0) |
1850 | d9bce9d9 | j_mayer | enter_pm = 1;
|
1851 | d9bce9d9 | j_mayer | break;
|
1852 | a750fc0b | j_mayer | case POWERPC_EXCP_604:
|
1853 | d9bce9d9 | j_mayer | if (msr_pow == 1) |
1854 | d9bce9d9 | j_mayer | enter_pm = 1;
|
1855 | d9bce9d9 | j_mayer | break;
|
1856 | a750fc0b | j_mayer | case POWERPC_EXCP_7x0:
|
1857 | 76a66253 | j_mayer | if (msr_pow == 1 && (env->spr[SPR_HID0] & 0x00E00000) != 0) |
1858 | 50443c98 | bellard | enter_pm = 1;
|
1859 | 50443c98 | bellard | break;
|
1860 | 50443c98 | bellard | default:
|
1861 | 50443c98 | bellard | break;
|
1862 | 50443c98 | bellard | } |
1863 | 50443c98 | bellard | if (enter_pm) {
|
1864 | c19dbb94 | ths | if (likely(!env->halted)) {
|
1865 | c19dbb94 | ths | /* power save: exit cpu loop */
|
1866 | c19dbb94 | ths | env->halted = 1;
|
1867 | c19dbb94 | ths | env->exception_index = EXCP_HLT; |
1868 | c19dbb94 | ths | cpu_loop_exit(); |
1869 | c19dbb94 | ths | } |
1870 | e80e1cc4 | bellard | } |
1871 | 3fc6c082 | bellard | } |
1872 | 3fc6c082 | bellard | |
1873 | d9bce9d9 | j_mayer | #if defined(TARGET_PPC64)
|
1874 | 426613db | j_mayer | void ppc_store_msr_32 (CPUPPCState *env, uint32_t value)
|
1875 | d9bce9d9 | j_mayer | { |
1876 | 426613db | j_mayer | do_store_msr(env, |
1877 | 426613db | j_mayer | (do_load_msr(env) & ~0xFFFFFFFFULL) | (value & 0xFFFFFFFF)); |
1878 | d9bce9d9 | j_mayer | } |
1879 | d9bce9d9 | j_mayer | #endif
|
1880 | d9bce9d9 | j_mayer | |
1881 | 76a66253 | j_mayer | void do_compute_hflags (CPUPPCState *env)
|
1882 | 3fc6c082 | bellard | { |
1883 | 76a66253 | j_mayer | /* Compute current hflags */
|
1884 | 4296f459 | j_mayer | env->hflags = (msr_vr << MSR_VR) | |
1885 | c62db105 | j_mayer | (msr_ap << MSR_AP) | (msr_sa << MSR_SA) | (msr_pr << MSR_PR) | |
1886 | c62db105 | j_mayer | (msr_fp << MSR_FP) | (msr_fe0 << MSR_FE0) | (msr_se << MSR_SE) | |
1887 | c62db105 | j_mayer | (msr_be << MSR_BE) | (msr_fe1 << MSR_FE1) | (msr_le << MSR_LE); |
1888 | 76a66253 | j_mayer | #if defined (TARGET_PPC64)
|
1889 | 4296f459 | j_mayer | env->hflags |= msr_cm << MSR_CM; |
1890 | 4296f459 | j_mayer | env->hflags |= (uint64_t)msr_sf << MSR_SF; |
1891 | 4296f459 | j_mayer | env->hflags |= (uint64_t)msr_hv << MSR_HV; |
1892 | 4b3686fa | bellard | #endif
|
1893 | 3fc6c082 | bellard | } |
1894 | 3fc6c082 | bellard | |
1895 | 3fc6c082 | bellard | /*****************************************************************************/
|
1896 | 3fc6c082 | bellard | /* Exception processing */
|
1897 | 18fba28c | bellard | #if defined (CONFIG_USER_ONLY)
|
1898 | 9a64fbe4 | bellard | void do_interrupt (CPUState *env)
|
1899 | 79aceca5 | bellard | { |
1900 | e1833e1f | j_mayer | env->exception_index = POWERPC_EXCP_NONE; |
1901 | e1833e1f | j_mayer | env->error_code = 0;
|
1902 | 18fba28c | bellard | } |
1903 | 47103572 | j_mayer | |
1904 | e9df014c | j_mayer | void ppc_hw_interrupt (CPUState *env)
|
1905 | 47103572 | j_mayer | { |
1906 | e1833e1f | j_mayer | env->exception_index = POWERPC_EXCP_NONE; |
1907 | e1833e1f | j_mayer | env->error_code = 0;
|
1908 | 47103572 | j_mayer | } |
1909 | 76a66253 | j_mayer | #else /* defined (CONFIG_USER_ONLY) */ |
1910 | 36081602 | j_mayer | static void dump_syscall (CPUState *env) |
1911 | d094807b | bellard | { |
1912 | d9bce9d9 | j_mayer | fprintf(logfile, "syscall r0=0x" REGX " r3=0x" REGX " r4=0x" REGX |
1913 | 1b9eb036 | j_mayer | " r5=0x" REGX " r6=0x" REGX " nip=0x" ADDRX "\n", |
1914 | d094807b | bellard | env->gpr[0], env->gpr[3], env->gpr[4], |
1915 | d094807b | bellard | env->gpr[5], env->gpr[6], env->nip); |
1916 | d094807b | bellard | } |
1917 | d094807b | bellard | |
1918 | e1833e1f | j_mayer | /* Note that this function should be greatly optimized
|
1919 | e1833e1f | j_mayer | * when called with a constant excp, from ppc_hw_interrupt
|
1920 | e1833e1f | j_mayer | */
|
1921 | e1833e1f | j_mayer | static always_inline void powerpc_excp (CPUState *env, |
1922 | e1833e1f | j_mayer | int excp_model, int excp) |
1923 | 18fba28c | bellard | { |
1924 | e1833e1f | j_mayer | target_ulong msr, vector; |
1925 | e1833e1f | j_mayer | int srr0, srr1, asrr0, asrr1;
|
1926 | 79aceca5 | bellard | |
1927 | b769d8fe | bellard | if (loglevel & CPU_LOG_INT) {
|
1928 | 1b9eb036 | j_mayer | fprintf(logfile, "Raise exception at 0x" ADDRX " => 0x%08x (%02x)\n", |
1929 | 1b9eb036 | j_mayer | env->nip, excp, env->error_code); |
1930 | b769d8fe | bellard | } |
1931 | e1833e1f | j_mayer | msr = do_load_msr(env); |
1932 | e1833e1f | j_mayer | srr0 = SPR_SRR0; |
1933 | e1833e1f | j_mayer | srr1 = SPR_SRR1; |
1934 | e1833e1f | j_mayer | asrr0 = -1;
|
1935 | e1833e1f | j_mayer | asrr1 = -1;
|
1936 | e1833e1f | j_mayer | msr &= ~((target_ulong)0x783F0000);
|
1937 | 9a64fbe4 | bellard | switch (excp) {
|
1938 | e1833e1f | j_mayer | case POWERPC_EXCP_NONE:
|
1939 | e1833e1f | j_mayer | /* Should never happen */
|
1940 | e1833e1f | j_mayer | return;
|
1941 | e1833e1f | j_mayer | case POWERPC_EXCP_CRITICAL: /* Critical input */ |
1942 | e1833e1f | j_mayer | msr_ri = 0; /* XXX: check this */ |
1943 | e1833e1f | j_mayer | switch (excp_model) {
|
1944 | a750fc0b | j_mayer | case POWERPC_EXCP_40x:
|
1945 | e1833e1f | j_mayer | srr0 = SPR_40x_SRR2; |
1946 | e1833e1f | j_mayer | srr1 = SPR_40x_SRR3; |
1947 | c62db105 | j_mayer | break;
|
1948 | a750fc0b | j_mayer | case POWERPC_EXCP_BOOKE:
|
1949 | e1833e1f | j_mayer | srr0 = SPR_BOOKE_CSRR0; |
1950 | e1833e1f | j_mayer | srr1 = SPR_BOOKE_CSRR1; |
1951 | c62db105 | j_mayer | break;
|
1952 | e1833e1f | j_mayer | case POWERPC_EXCP_G2:
|
1953 | c62db105 | j_mayer | break;
|
1954 | e1833e1f | j_mayer | default:
|
1955 | e1833e1f | j_mayer | goto excp_invalid;
|
1956 | 2be0071f | bellard | } |
1957 | 9a64fbe4 | bellard | goto store_next;
|
1958 | e1833e1f | j_mayer | case POWERPC_EXCP_MCHECK: /* Machine check exception */ |
1959 | e1833e1f | j_mayer | if (msr_me == 0) { |
1960 | e1833e1f | j_mayer | /* Machine check exception is not enabled */
|
1961 | e1833e1f | j_mayer | /* XXX: we may just stop the processor here, to allow debugging */
|
1962 | e1833e1f | j_mayer | excp = POWERPC_EXCP_RESET; |
1963 | e1833e1f | j_mayer | goto excp_reset;
|
1964 | e1833e1f | j_mayer | } |
1965 | e1833e1f | j_mayer | msr_ri = 0;
|
1966 | e1833e1f | j_mayer | msr_me = 0;
|
1967 | e1833e1f | j_mayer | #if defined(TARGET_PPC64H)
|
1968 | e1833e1f | j_mayer | msr_hv = 1;
|
1969 | e1833e1f | j_mayer | #endif
|
1970 | e1833e1f | j_mayer | /* XXX: should also have something loaded in DAR / DSISR */
|
1971 | e1833e1f | j_mayer | switch (excp_model) {
|
1972 | a750fc0b | j_mayer | case POWERPC_EXCP_40x:
|
1973 | e1833e1f | j_mayer | srr0 = SPR_40x_SRR2; |
1974 | e1833e1f | j_mayer | srr1 = SPR_40x_SRR3; |
1975 | c62db105 | j_mayer | break;
|
1976 | a750fc0b | j_mayer | case POWERPC_EXCP_BOOKE:
|
1977 | e1833e1f | j_mayer | srr0 = SPR_BOOKE_MCSRR0; |
1978 | e1833e1f | j_mayer | srr1 = SPR_BOOKE_MCSRR1; |
1979 | e1833e1f | j_mayer | asrr0 = SPR_BOOKE_CSRR0; |
1980 | e1833e1f | j_mayer | asrr1 = SPR_BOOKE_CSRR1; |
1981 | c62db105 | j_mayer | break;
|
1982 | c62db105 | j_mayer | default:
|
1983 | c62db105 | j_mayer | break;
|
1984 | 2be0071f | bellard | } |
1985 | e1833e1f | j_mayer | goto store_next;
|
1986 | e1833e1f | j_mayer | case POWERPC_EXCP_DSI: /* Data storage exception */ |
1987 | a541f297 | bellard | #if defined (DEBUG_EXCEPTIONS)
|
1988 | 4a057712 | j_mayer | if (loglevel != 0) { |
1989 | 1b9eb036 | j_mayer | fprintf(logfile, "DSI exception: DSISR=0x" ADDRX" DAR=0x" ADDRX |
1990 | 1b9eb036 | j_mayer | "\n", env->spr[SPR_DSISR], env->spr[SPR_DAR]);
|
1991 | 76a66253 | j_mayer | } |
1992 | a541f297 | bellard | #endif
|
1993 | e1833e1f | j_mayer | msr_ri = 0;
|
1994 | e1833e1f | j_mayer | #if defined(TARGET_PPC64H)
|
1995 | e1833e1f | j_mayer | if (lpes1 == 0) |
1996 | e1833e1f | j_mayer | msr_hv = 1;
|
1997 | e1833e1f | j_mayer | #endif
|
1998 | a541f297 | bellard | goto store_next;
|
1999 | e1833e1f | j_mayer | case POWERPC_EXCP_ISI: /* Instruction storage exception */ |
2000 | a541f297 | bellard | #if defined (DEBUG_EXCEPTIONS)
|
2001 | 76a66253 | j_mayer | if (loglevel != 0) { |
2002 | 1b9eb036 | j_mayer | fprintf(logfile, "ISI exception: msr=0x" ADDRX ", nip=0x" ADDRX |
2003 | 1b9eb036 | j_mayer | "\n", msr, env->nip);
|
2004 | 76a66253 | j_mayer | } |
2005 | a541f297 | bellard | #endif
|
2006 | e1833e1f | j_mayer | msr_ri = 0;
|
2007 | e1833e1f | j_mayer | #if defined(TARGET_PPC64H)
|
2008 | e1833e1f | j_mayer | if (lpes1 == 0) |
2009 | e1833e1f | j_mayer | msr_hv = 1;
|
2010 | e1833e1f | j_mayer | #endif
|
2011 | e1833e1f | j_mayer | msr |= env->error_code; |
2012 | 9a64fbe4 | bellard | goto store_next;
|
2013 | e1833e1f | j_mayer | case POWERPC_EXCP_EXTERNAL: /* External input */ |
2014 | e1833e1f | j_mayer | msr_ri = 0;
|
2015 | e1833e1f | j_mayer | #if defined(TARGET_PPC64H)
|
2016 | e1833e1f | j_mayer | if (lpes0 == 1) |
2017 | e1833e1f | j_mayer | msr_hv = 1;
|
2018 | e1833e1f | j_mayer | #endif
|
2019 | 9a64fbe4 | bellard | goto store_next;
|
2020 | e1833e1f | j_mayer | case POWERPC_EXCP_ALIGN: /* Alignment exception */ |
2021 | e1833e1f | j_mayer | msr_ri = 0;
|
2022 | e1833e1f | j_mayer | #if defined(TARGET_PPC64H)
|
2023 | e1833e1f | j_mayer | if (lpes1 == 0) |
2024 | e1833e1f | j_mayer | msr_hv = 1;
|
2025 | e1833e1f | j_mayer | #endif
|
2026 | e1833e1f | j_mayer | /* XXX: this is false */
|
2027 | e1833e1f | j_mayer | /* Get rS/rD and rA from faulting opcode */
|
2028 | e1833e1f | j_mayer | env->spr[SPR_DSISR] |= (ldl_code((env->nip - 4)) & 0x03FF0000) >> 16; |
2029 | 9a64fbe4 | bellard | goto store_current;
|
2030 | e1833e1f | j_mayer | case POWERPC_EXCP_PROGRAM: /* Program exception */ |
2031 | 9a64fbe4 | bellard | switch (env->error_code & ~0xF) { |
2032 | e1833e1f | j_mayer | case POWERPC_EXCP_FP:
|
2033 | e1833e1f | j_mayer | if ((msr_fe0 == 0 && msr_fe1 == 0) || msr_fp == 0) { |
2034 | 9a64fbe4 | bellard | #if defined (DEBUG_EXCEPTIONS)
|
2035 | 4a057712 | j_mayer | if (loglevel != 0) { |
2036 | a496775f | j_mayer | fprintf(logfile, "Ignore floating point exception\n");
|
2037 | a496775f | j_mayer | } |
2038 | 9a64fbe4 | bellard | #endif
|
2039 | 9a64fbe4 | bellard | return;
|
2040 | 76a66253 | j_mayer | } |
2041 | e1833e1f | j_mayer | msr_ri = 0;
|
2042 | e1833e1f | j_mayer | #if defined(TARGET_PPC64H)
|
2043 | e1833e1f | j_mayer | if (lpes1 == 0) |
2044 | e1833e1f | j_mayer | msr_hv = 1;
|
2045 | e1833e1f | j_mayer | #endif
|
2046 | 9a64fbe4 | bellard | msr |= 0x00100000;
|
2047 | 9a64fbe4 | bellard | /* Set FX */
|
2048 | 9a64fbe4 | bellard | env->fpscr[7] |= 0x8; |
2049 | 9a64fbe4 | bellard | /* Finally, update FEX */
|
2050 | 9a64fbe4 | bellard | if ((((env->fpscr[7] & 0x3) << 3) | (env->fpscr[6] >> 1)) & |
2051 | 9a64fbe4 | bellard | ((env->fpscr[1] << 1) | (env->fpscr[0] >> 3))) |
2052 | 9a64fbe4 | bellard | env->fpscr[7] |= 0x4; |
2053 | e1833e1f | j_mayer | if (msr_fe0 != msr_fe1) {
|
2054 | e1833e1f | j_mayer | msr |= 0x00010000;
|
2055 | e1833e1f | j_mayer | goto store_current;
|
2056 | e1833e1f | j_mayer | } |
2057 | 76a66253 | j_mayer | break;
|
2058 | e1833e1f | j_mayer | case POWERPC_EXCP_INVAL:
|
2059 | a496775f | j_mayer | #if defined (DEBUG_EXCEPTIONS)
|
2060 | 4a057712 | j_mayer | if (loglevel != 0) { |
2061 | a496775f | j_mayer | fprintf(logfile, "Invalid instruction at 0x" ADDRX "\n", |
2062 | a496775f | j_mayer | env->nip); |
2063 | a496775f | j_mayer | } |
2064 | a496775f | j_mayer | #endif
|
2065 | e1833e1f | j_mayer | msr_ri = 0;
|
2066 | e1833e1f | j_mayer | #if defined(TARGET_PPC64H)
|
2067 | e1833e1f | j_mayer | if (lpes1 == 0) |
2068 | e1833e1f | j_mayer | msr_hv = 1;
|
2069 | e1833e1f | j_mayer | #endif
|
2070 | 9a64fbe4 | bellard | msr |= 0x00080000;
|
2071 | 76a66253 | j_mayer | break;
|
2072 | e1833e1f | j_mayer | case POWERPC_EXCP_PRIV:
|
2073 | e1833e1f | j_mayer | msr_ri = 0;
|
2074 | e1833e1f | j_mayer | #if defined(TARGET_PPC64H)
|
2075 | e1833e1f | j_mayer | if (lpes1 == 0) |
2076 | e1833e1f | j_mayer | msr_hv = 1;
|
2077 | e1833e1f | j_mayer | #endif
|
2078 | 9a64fbe4 | bellard | msr |= 0x00040000;
|
2079 | 76a66253 | j_mayer | break;
|
2080 | e1833e1f | j_mayer | case POWERPC_EXCP_TRAP:
|
2081 | e1833e1f | j_mayer | msr_ri = 0;
|
2082 | e1833e1f | j_mayer | #if defined(TARGET_PPC64H)
|
2083 | e1833e1f | j_mayer | if (lpes1 == 0) |
2084 | e1833e1f | j_mayer | msr_hv = 1;
|
2085 | e1833e1f | j_mayer | #endif
|
2086 | 9a64fbe4 | bellard | msr |= 0x00020000;
|
2087 | 9a64fbe4 | bellard | break;
|
2088 | 9a64fbe4 | bellard | default:
|
2089 | 9a64fbe4 | bellard | /* Should never occur */
|
2090 | e1833e1f | j_mayer | cpu_abort(env, "Invalid program exception %d. Aborting\n",
|
2091 | e1833e1f | j_mayer | env->error_code); |
2092 | 76a66253 | j_mayer | break;
|
2093 | 76a66253 | j_mayer | } |
2094 | 9a64fbe4 | bellard | goto store_next;
|
2095 | e1833e1f | j_mayer | case POWERPC_EXCP_FPU: /* Floating-point unavailable exception */ |
2096 | e1833e1f | j_mayer | msr_ri = 0;
|
2097 | e1833e1f | j_mayer | #if defined(TARGET_PPC64H)
|
2098 | e1833e1f | j_mayer | if (lpes1 == 0) |
2099 | e1833e1f | j_mayer | msr_hv = 1;
|
2100 | e1833e1f | j_mayer | #endif
|
2101 | e1833e1f | j_mayer | goto store_current;
|
2102 | e1833e1f | j_mayer | case POWERPC_EXCP_SYSCALL: /* System call exception */ |
2103 | d094807b | bellard | /* NOTE: this is a temporary hack to support graphics OSI
|
2104 | d094807b | bellard | calls from the MOL driver */
|
2105 | e1833e1f | j_mayer | /* XXX: To be removed */
|
2106 | d094807b | bellard | if (env->gpr[3] == 0x113724fa && env->gpr[4] == 0x77810f9b && |
2107 | d094807b | bellard | env->osi_call) { |
2108 | d094807b | bellard | if (env->osi_call(env) != 0) |
2109 | d094807b | bellard | return;
|
2110 | d094807b | bellard | } |
2111 | b769d8fe | bellard | if (loglevel & CPU_LOG_INT) {
|
2112 | d094807b | bellard | dump_syscall(env); |
2113 | b769d8fe | bellard | } |
2114 | e1833e1f | j_mayer | msr_ri = 0;
|
2115 | e1833e1f | j_mayer | #if defined(TARGET_PPC64H)
|
2116 | e1833e1f | j_mayer | if (lev == 1 || (lpes0 == 0 && lpes1 == 0)) |
2117 | e1833e1f | j_mayer | msr_hv = 1;
|
2118 | e1833e1f | j_mayer | #endif
|
2119 | e1833e1f | j_mayer | goto store_next;
|
2120 | e1833e1f | j_mayer | case POWERPC_EXCP_APU: /* Auxiliary processor unavailable */ |
2121 | e1833e1f | j_mayer | msr_ri = 0;
|
2122 | e1833e1f | j_mayer | goto store_current;
|
2123 | e1833e1f | j_mayer | case POWERPC_EXCP_DECR: /* Decrementer exception */ |
2124 | e1833e1f | j_mayer | msr_ri = 0;
|
2125 | e1833e1f | j_mayer | #if defined(TARGET_PPC64H)
|
2126 | e1833e1f | j_mayer | if (lpes1 == 0) |
2127 | e1833e1f | j_mayer | msr_hv = 1;
|
2128 | e1833e1f | j_mayer | #endif
|
2129 | e1833e1f | j_mayer | goto store_next;
|
2130 | e1833e1f | j_mayer | case POWERPC_EXCP_FIT: /* Fixed-interval timer interrupt */ |
2131 | e1833e1f | j_mayer | /* FIT on 4xx */
|
2132 | e1833e1f | j_mayer | #if defined (DEBUG_EXCEPTIONS)
|
2133 | e1833e1f | j_mayer | if (loglevel != 0) |
2134 | e1833e1f | j_mayer | fprintf(logfile, "FIT exception\n");
|
2135 | e1833e1f | j_mayer | #endif
|
2136 | e1833e1f | j_mayer | msr_ri = 0; /* XXX: check this */ |
2137 | 9a64fbe4 | bellard | goto store_next;
|
2138 | e1833e1f | j_mayer | case POWERPC_EXCP_WDT: /* Watchdog timer interrupt */ |
2139 | e1833e1f | j_mayer | #if defined (DEBUG_EXCEPTIONS)
|
2140 | e1833e1f | j_mayer | if (loglevel != 0) |
2141 | e1833e1f | j_mayer | fprintf(logfile, "WDT exception\n");
|
2142 | e1833e1f | j_mayer | #endif
|
2143 | e1833e1f | j_mayer | switch (excp_model) {
|
2144 | e1833e1f | j_mayer | case POWERPC_EXCP_BOOKE:
|
2145 | e1833e1f | j_mayer | srr0 = SPR_BOOKE_CSRR0; |
2146 | e1833e1f | j_mayer | srr1 = SPR_BOOKE_CSRR1; |
2147 | e1833e1f | j_mayer | break;
|
2148 | e1833e1f | j_mayer | default:
|
2149 | e1833e1f | j_mayer | break;
|
2150 | e1833e1f | j_mayer | } |
2151 | e1833e1f | j_mayer | msr_ri = 0; /* XXX: check this */ |
2152 | 2be0071f | bellard | goto store_next;
|
2153 | e1833e1f | j_mayer | case POWERPC_EXCP_DTLB: /* Data TLB error */ |
2154 | e1833e1f | j_mayer | msr_ri = 0; /* XXX: check this */ |
2155 | e1833e1f | j_mayer | goto store_next;
|
2156 | e1833e1f | j_mayer | case POWERPC_EXCP_ITLB: /* Instruction TLB error */ |
2157 | e1833e1f | j_mayer | msr_ri = 0; /* XXX: check this */ |
2158 | e1833e1f | j_mayer | goto store_next;
|
2159 | e1833e1f | j_mayer | case POWERPC_EXCP_DEBUG: /* Debug interrupt */ |
2160 | e1833e1f | j_mayer | switch (excp_model) {
|
2161 | e1833e1f | j_mayer | case POWERPC_EXCP_BOOKE:
|
2162 | e1833e1f | j_mayer | srr0 = SPR_BOOKE_DSRR0; |
2163 | e1833e1f | j_mayer | srr1 = SPR_BOOKE_DSRR1; |
2164 | e1833e1f | j_mayer | asrr0 = SPR_BOOKE_CSRR0; |
2165 | e1833e1f | j_mayer | asrr1 = SPR_BOOKE_CSRR1; |
2166 | e1833e1f | j_mayer | break;
|
2167 | e1833e1f | j_mayer | default:
|
2168 | e1833e1f | j_mayer | break;
|
2169 | e1833e1f | j_mayer | } |
2170 | 2be0071f | bellard | /* XXX: TODO */
|
2171 | e1833e1f | j_mayer | cpu_abort(env, "Debug exception is not implemented yet !\n");
|
2172 | 2be0071f | bellard | goto store_next;
|
2173 | e1833e1f | j_mayer | #if defined(TARGET_PPCEMB)
|
2174 | e1833e1f | j_mayer | case POWERPC_EXCP_SPEU: /* SPE/embedded floating-point unavailable */ |
2175 | e1833e1f | j_mayer | msr_ri = 0; /* XXX: check this */ |
2176 | e1833e1f | j_mayer | goto store_current;
|
2177 | e1833e1f | j_mayer | case POWERPC_EXCP_EFPDI: /* Embedded floating-point data interrupt */ |
2178 | 2be0071f | bellard | /* XXX: TODO */
|
2179 | e1833e1f | j_mayer | cpu_abort(env, "Embedded floating point data exception "
|
2180 | 2be0071f | bellard | "is not implemented yet !\n");
|
2181 | 2be0071f | bellard | goto store_next;
|
2182 | e1833e1f | j_mayer | case POWERPC_EXCP_EFPRI: /* Embedded floating-point round interrupt */ |
2183 | 2be0071f | bellard | /* XXX: TODO */
|
2184 | e1833e1f | j_mayer | cpu_abort(env, "Embedded floating point round exception "
|
2185 | e1833e1f | j_mayer | "is not implemented yet !\n");
|
2186 | 9a64fbe4 | bellard | goto store_next;
|
2187 | e1833e1f | j_mayer | case POWERPC_EXCP_EPERFM: /* Embedded performance monitor interrupt */ |
2188 | e1833e1f | j_mayer | msr_ri = 0;
|
2189 | 2be0071f | bellard | /* XXX: TODO */
|
2190 | 2be0071f | bellard | cpu_abort(env, |
2191 | e1833e1f | j_mayer | "Performance counter exception is not implemented yet !\n");
|
2192 | 9a64fbe4 | bellard | goto store_next;
|
2193 | e1833e1f | j_mayer | case POWERPC_EXCP_DOORI: /* Embedded doorbell interrupt */ |
2194 | 76a66253 | j_mayer | /* XXX: TODO */
|
2195 | e1833e1f | j_mayer | cpu_abort(env, |
2196 | e1833e1f | j_mayer | "Embedded doorbell interrupt is not implemented yet !\n");
|
2197 | 2be0071f | bellard | goto store_next;
|
2198 | e1833e1f | j_mayer | case POWERPC_EXCP_DOORCI: /* Embedded doorbell critical interrupt */ |
2199 | e1833e1f | j_mayer | switch (excp_model) {
|
2200 | e1833e1f | j_mayer | case POWERPC_EXCP_BOOKE:
|
2201 | e1833e1f | j_mayer | srr0 = SPR_BOOKE_CSRR0; |
2202 | e1833e1f | j_mayer | srr1 = SPR_BOOKE_CSRR1; |
2203 | a750fc0b | j_mayer | break;
|
2204 | 2be0071f | bellard | default:
|
2205 | 2be0071f | bellard | break;
|
2206 | 2be0071f | bellard | } |
2207 | e1833e1f | j_mayer | /* XXX: TODO */
|
2208 | e1833e1f | j_mayer | cpu_abort(env, "Embedded doorbell critical interrupt "
|
2209 | e1833e1f | j_mayer | "is not implemented yet !\n");
|
2210 | e1833e1f | j_mayer | goto store_next;
|
2211 | e1833e1f | j_mayer | #endif /* defined(TARGET_PPCEMB) */ |
2212 | e1833e1f | j_mayer | case POWERPC_EXCP_RESET: /* System reset exception */ |
2213 | e1833e1f | j_mayer | msr_ri = 0;
|
2214 | e1833e1f | j_mayer | #if defined(TARGET_PPC64H)
|
2215 | e1833e1f | j_mayer | msr_hv = 1;
|
2216 | e1833e1f | j_mayer | #endif
|
2217 | e1833e1f | j_mayer | excp_reset:
|
2218 | e1833e1f | j_mayer | goto store_next;
|
2219 | e1833e1f | j_mayer | #if defined(TARGET_PPC64)
|
2220 | e1833e1f | j_mayer | case POWERPC_EXCP_DSEG: /* Data segment exception */ |
2221 | e1833e1f | j_mayer | msr_ri = 0;
|
2222 | e1833e1f | j_mayer | #if defined(TARGET_PPC64H)
|
2223 | e1833e1f | j_mayer | if (lpes1 == 0) |
2224 | e1833e1f | j_mayer | msr_hv = 1;
|
2225 | e1833e1f | j_mayer | #endif
|
2226 | e1833e1f | j_mayer | /* XXX: TODO */
|
2227 | e1833e1f | j_mayer | cpu_abort(env, "Data segment exception is not implemented yet !\n");
|
2228 | e1833e1f | j_mayer | goto store_next;
|
2229 | e1833e1f | j_mayer | case POWERPC_EXCP_ISEG: /* Instruction segment exception */ |
2230 | e1833e1f | j_mayer | msr_ri = 0;
|
2231 | e1833e1f | j_mayer | #if defined(TARGET_PPC64H)
|
2232 | e1833e1f | j_mayer | if (lpes1 == 0) |
2233 | e1833e1f | j_mayer | msr_hv = 1;
|
2234 | e1833e1f | j_mayer | #endif
|
2235 | e1833e1f | j_mayer | /* XXX: TODO */
|
2236 | e1833e1f | j_mayer | cpu_abort(env, |
2237 | e1833e1f | j_mayer | "Instruction segment exception is not implemented yet !\n");
|
2238 | e1833e1f | j_mayer | goto store_next;
|
2239 | e1833e1f | j_mayer | #endif /* defined(TARGET_PPC64) */ |
2240 | e1833e1f | j_mayer | #if defined(TARGET_PPC64H)
|
2241 | e1833e1f | j_mayer | case POWERPC_EXCP_HDECR: /* Hypervisor decrementer exception */ |
2242 | e1833e1f | j_mayer | srr0 = SPR_HSRR0; |
2243 | e1833e1f | j_mayer | srr1 = SPR_HSSR1; |
2244 | e1833e1f | j_mayer | msr_hv = 1;
|
2245 | e1833e1f | j_mayer | goto store_next;
|
2246 | e1833e1f | j_mayer | #endif
|
2247 | e1833e1f | j_mayer | case POWERPC_EXCP_TRACE: /* Trace exception */ |
2248 | e1833e1f | j_mayer | msr_ri = 0;
|
2249 | e1833e1f | j_mayer | #if defined(TARGET_PPC64H)
|
2250 | e1833e1f | j_mayer | if (lpes1 == 0) |
2251 | e1833e1f | j_mayer | msr_hv = 1;
|
2252 | e1833e1f | j_mayer | #endif
|
2253 | e1833e1f | j_mayer | goto store_next;
|
2254 | e1833e1f | j_mayer | #if defined(TARGET_PPC64H)
|
2255 | e1833e1f | j_mayer | case POWERPC_EXCP_HDSI: /* Hypervisor data storage exception */ |
2256 | e1833e1f | j_mayer | srr0 = SPR_HSRR0; |
2257 | e1833e1f | j_mayer | srr1 = SPR_HSSR1; |
2258 | e1833e1f | j_mayer | msr_hv = 1;
|
2259 | e1833e1f | j_mayer | goto store_next;
|
2260 | e1833e1f | j_mayer | case POWERPC_EXCP_HISI: /* Hypervisor instruction storage exception */ |
2261 | e1833e1f | j_mayer | srr0 = SPR_HSRR0; |
2262 | e1833e1f | j_mayer | srr1 = SPR_HSSR1; |
2263 | e1833e1f | j_mayer | msr_hv = 1;
|
2264 | e1833e1f | j_mayer | /* XXX: TODO */
|
2265 | e1833e1f | j_mayer | cpu_abort(env, "Hypervisor instruction storage exception "
|
2266 | e1833e1f | j_mayer | "is not implemented yet !\n");
|
2267 | e1833e1f | j_mayer | goto store_next;
|
2268 | e1833e1f | j_mayer | case POWERPC_EXCP_HDSEG: /* Hypervisor data segment exception */ |
2269 | e1833e1f | j_mayer | srr0 = SPR_HSRR0; |
2270 | e1833e1f | j_mayer | srr1 = SPR_HSSR1; |
2271 | e1833e1f | j_mayer | msr_hv = 1;
|
2272 | e1833e1f | j_mayer | goto store_next;
|
2273 | e1833e1f | j_mayer | case POWERPC_EXCP_HISEG: /* Hypervisor instruction segment exception */ |
2274 | e1833e1f | j_mayer | srr0 = SPR_HSRR0; |
2275 | e1833e1f | j_mayer | srr1 = SPR_HSSR1; |
2276 | e1833e1f | j_mayer | msr_hv = 1;
|
2277 | e1833e1f | j_mayer | goto store_next;
|
2278 | e1833e1f | j_mayer | #endif /* defined(TARGET_PPC64H) */ |
2279 | e1833e1f | j_mayer | case POWERPC_EXCP_VPU: /* Vector unavailable exception */ |
2280 | e1833e1f | j_mayer | msr_ri = 0;
|
2281 | e1833e1f | j_mayer | #if defined(TARGET_PPC64H)
|
2282 | e1833e1f | j_mayer | if (lpes1 == 0) |
2283 | e1833e1f | j_mayer | msr_hv = 1;
|
2284 | e1833e1f | j_mayer | #endif
|
2285 | e1833e1f | j_mayer | goto store_current;
|
2286 | e1833e1f | j_mayer | case POWERPC_EXCP_PIT: /* Programmable interval timer interrupt */ |
2287 | a496775f | j_mayer | #if defined (DEBUG_EXCEPTIONS)
|
2288 | e1833e1f | j_mayer | if (loglevel != 0) |
2289 | e1833e1f | j_mayer | fprintf(logfile, "PIT exception\n");
|
2290 | e1833e1f | j_mayer | #endif
|
2291 | e1833e1f | j_mayer | msr_ri = 0; /* XXX: check this */ |
2292 | e1833e1f | j_mayer | goto store_next;
|
2293 | e1833e1f | j_mayer | case POWERPC_EXCP_IO: /* IO error exception */ |
2294 | e1833e1f | j_mayer | /* XXX: TODO */
|
2295 | e1833e1f | j_mayer | cpu_abort(env, "601 IO error exception is not implemented yet !\n");
|
2296 | e1833e1f | j_mayer | goto store_next;
|
2297 | e1833e1f | j_mayer | case POWERPC_EXCP_RUNM: /* Run mode exception */ |
2298 | e1833e1f | j_mayer | /* XXX: TODO */
|
2299 | e1833e1f | j_mayer | cpu_abort(env, "601 run mode exception is not implemented yet !\n");
|
2300 | e1833e1f | j_mayer | goto store_next;
|
2301 | e1833e1f | j_mayer | case POWERPC_EXCP_EMUL: /* Emulation trap exception */ |
2302 | e1833e1f | j_mayer | /* XXX: TODO */
|
2303 | e1833e1f | j_mayer | cpu_abort(env, "602 emulation trap exception "
|
2304 | e1833e1f | j_mayer | "is not implemented yet !\n");
|
2305 | e1833e1f | j_mayer | goto store_next;
|
2306 | e1833e1f | j_mayer | case POWERPC_EXCP_IFTLB: /* Instruction fetch TLB error */ |
2307 | e1833e1f | j_mayer | msr_ri = 0; /* XXX: check this */ |
2308 | e1833e1f | j_mayer | #if defined(TARGET_PPC64H) /* XXX: check this */ |
2309 | e1833e1f | j_mayer | if (lpes1 == 0) |
2310 | e1833e1f | j_mayer | msr_hv = 1;
|
2311 | a496775f | j_mayer | #endif
|
2312 | e1833e1f | j_mayer | switch (excp_model) {
|
2313 | a750fc0b | j_mayer | case POWERPC_EXCP_602:
|
2314 | a750fc0b | j_mayer | case POWERPC_EXCP_603:
|
2315 | a750fc0b | j_mayer | case POWERPC_EXCP_603E:
|
2316 | a750fc0b | j_mayer | case POWERPC_EXCP_G2:
|
2317 | e1833e1f | j_mayer | goto tlb_miss_tgpr;
|
2318 | a750fc0b | j_mayer | case POWERPC_EXCP_7x5:
|
2319 | 76a66253 | j_mayer | goto tlb_miss;
|
2320 | 2be0071f | bellard | default:
|
2321 | e1833e1f | j_mayer | cpu_abort(env, "Invalid instruction TLB miss exception\n");
|
2322 | 2be0071f | bellard | break;
|
2323 | 2be0071f | bellard | } |
2324 | e1833e1f | j_mayer | break;
|
2325 | e1833e1f | j_mayer | case POWERPC_EXCP_DLTLB: /* Data load TLB miss */ |
2326 | e1833e1f | j_mayer | msr_ri = 0; /* XXX: check this */ |
2327 | e1833e1f | j_mayer | #if defined(TARGET_PPC64H) /* XXX: check this */ |
2328 | e1833e1f | j_mayer | if (lpes1 == 0) |
2329 | e1833e1f | j_mayer | msr_hv = 1;
|
2330 | a496775f | j_mayer | #endif
|
2331 | e1833e1f | j_mayer | switch (excp_model) {
|
2332 | a750fc0b | j_mayer | case POWERPC_EXCP_602:
|
2333 | a750fc0b | j_mayer | case POWERPC_EXCP_603:
|
2334 | a750fc0b | j_mayer | case POWERPC_EXCP_603E:
|
2335 | a750fc0b | j_mayer | case POWERPC_EXCP_G2:
|
2336 | e1833e1f | j_mayer | goto tlb_miss_tgpr;
|
2337 | a750fc0b | j_mayer | case POWERPC_EXCP_7x5:
|
2338 | 76a66253 | j_mayer | goto tlb_miss;
|
2339 | 2be0071f | bellard | default:
|
2340 | e1833e1f | j_mayer | cpu_abort(env, "Invalid data load TLB miss exception\n");
|
2341 | 2be0071f | bellard | break;
|
2342 | 2be0071f | bellard | } |
2343 | e1833e1f | j_mayer | break;
|
2344 | e1833e1f | j_mayer | case POWERPC_EXCP_DSTLB: /* Data store TLB miss */ |
2345 | e1833e1f | j_mayer | msr_ri = 0; /* XXX: check this */ |
2346 | e1833e1f | j_mayer | #if defined(TARGET_PPC64H) /* XXX: check this */ |
2347 | e1833e1f | j_mayer | if (lpes1 == 0) |
2348 | e1833e1f | j_mayer | msr_hv = 1;
|
2349 | e1833e1f | j_mayer | #endif
|
2350 | e1833e1f | j_mayer | switch (excp_model) {
|
2351 | a750fc0b | j_mayer | case POWERPC_EXCP_602:
|
2352 | a750fc0b | j_mayer | case POWERPC_EXCP_603:
|
2353 | a750fc0b | j_mayer | case POWERPC_EXCP_603E:
|
2354 | a750fc0b | j_mayer | case POWERPC_EXCP_G2:
|
2355 | e1833e1f | j_mayer | tlb_miss_tgpr:
|
2356 | 76a66253 | j_mayer | /* Swap temporary saved registers with GPRs */
|
2357 | 76a66253 | j_mayer | swap_gpr_tgpr(env); |
2358 | 76a66253 | j_mayer | msr_tgpr = 1;
|
2359 | e1833e1f | j_mayer | goto tlb_miss;
|
2360 | e1833e1f | j_mayer | case POWERPC_EXCP_7x5:
|
2361 | e1833e1f | j_mayer | tlb_miss:
|
2362 | 2be0071f | bellard | #if defined (DEBUG_SOFTWARE_TLB)
|
2363 | 2be0071f | bellard | if (loglevel != 0) { |
2364 | 76a66253 | j_mayer | const unsigned char *es; |
2365 | 76a66253 | j_mayer | target_ulong *miss, *cmp; |
2366 | 76a66253 | j_mayer | int en;
|
2367 | 1e6784f9 | j_mayer | if (excp == POWERPC_EXCP_IFTLB) {
|
2368 | 76a66253 | j_mayer | es = "I";
|
2369 | 76a66253 | j_mayer | en = 'I';
|
2370 | 76a66253 | j_mayer | miss = &env->spr[SPR_IMISS]; |
2371 | 76a66253 | j_mayer | cmp = &env->spr[SPR_ICMP]; |
2372 | 76a66253 | j_mayer | } else {
|
2373 | 1e6784f9 | j_mayer | if (excp == POWERPC_EXCP_DLTLB)
|
2374 | 76a66253 | j_mayer | es = "DL";
|
2375 | 76a66253 | j_mayer | else
|
2376 | 76a66253 | j_mayer | es = "DS";
|
2377 | 76a66253 | j_mayer | en = 'D';
|
2378 | 76a66253 | j_mayer | miss = &env->spr[SPR_DMISS]; |
2379 | 76a66253 | j_mayer | cmp = &env->spr[SPR_DCMP]; |
2380 | 76a66253 | j_mayer | } |
2381 | 1b9eb036 | j_mayer | fprintf(logfile, "6xx %sTLB miss: %cM " ADDRX " %cC " ADDRX |
2382 | 4a057712 | j_mayer | " H1 " ADDRX " H2 " ADDRX " %08x\n", |
2383 | 1b9eb036 | j_mayer | es, en, *miss, en, *cmp, |
2384 | 76a66253 | j_mayer | env->spr[SPR_HASH1], env->spr[SPR_HASH2], |
2385 | 2be0071f | bellard | env->error_code); |
2386 | 2be0071f | bellard | } |
2387 | 9a64fbe4 | bellard | #endif
|
2388 | 2be0071f | bellard | msr |= env->crf[0] << 28; |
2389 | 2be0071f | bellard | msr |= env->error_code; /* key, D/I, S/L bits */
|
2390 | 2be0071f | bellard | /* Set way using a LRU mechanism */
|
2391 | 76a66253 | j_mayer | msr |= ((env->last_way + 1) & (env->nb_ways - 1)) << 17; |
2392 | c62db105 | j_mayer | break;
|
2393 | 2be0071f | bellard | default:
|
2394 | e1833e1f | j_mayer | cpu_abort(env, "Invalid data store TLB miss exception\n");
|
2395 | 2be0071f | bellard | break;
|
2396 | 2be0071f | bellard | } |
2397 | e1833e1f | j_mayer | goto store_next;
|
2398 | e1833e1f | j_mayer | case POWERPC_EXCP_FPA: /* Floating-point assist exception */ |
2399 | e1833e1f | j_mayer | /* XXX: TODO */
|
2400 | e1833e1f | j_mayer | cpu_abort(env, "Floating point assist exception "
|
2401 | e1833e1f | j_mayer | "is not implemented yet !\n");
|
2402 | e1833e1f | j_mayer | goto store_next;
|
2403 | e1833e1f | j_mayer | case POWERPC_EXCP_IABR: /* Instruction address breakpoint */ |
2404 | e1833e1f | j_mayer | /* XXX: TODO */
|
2405 | e1833e1f | j_mayer | cpu_abort(env, "IABR exception is not implemented yet !\n");
|
2406 | e1833e1f | j_mayer | goto store_next;
|
2407 | e1833e1f | j_mayer | case POWERPC_EXCP_SMI: /* System management interrupt */ |
2408 | e1833e1f | j_mayer | /* XXX: TODO */
|
2409 | e1833e1f | j_mayer | cpu_abort(env, "SMI exception is not implemented yet !\n");
|
2410 | e1833e1f | j_mayer | goto store_next;
|
2411 | e1833e1f | j_mayer | case POWERPC_EXCP_THERM: /* Thermal interrupt */ |
2412 | e1833e1f | j_mayer | /* XXX: TODO */
|
2413 | e1833e1f | j_mayer | cpu_abort(env, "Thermal management exception "
|
2414 | e1833e1f | j_mayer | "is not implemented yet !\n");
|
2415 | e1833e1f | j_mayer | goto store_next;
|
2416 | e1833e1f | j_mayer | case POWERPC_EXCP_PERFM: /* Embedded performance monitor interrupt */ |
2417 | e1833e1f | j_mayer | msr_ri = 0;
|
2418 | e1833e1f | j_mayer | #if defined(TARGET_PPC64H)
|
2419 | e1833e1f | j_mayer | if (lpes1 == 0) |
2420 | e1833e1f | j_mayer | msr_hv = 1;
|
2421 | e1833e1f | j_mayer | #endif
|
2422 | e1833e1f | j_mayer | /* XXX: TODO */
|
2423 | e1833e1f | j_mayer | cpu_abort(env, |
2424 | e1833e1f | j_mayer | "Performance counter exception is not implemented yet !\n");
|
2425 | e1833e1f | j_mayer | goto store_next;
|
2426 | e1833e1f | j_mayer | case POWERPC_EXCP_VPUA: /* Vector assist exception */ |
2427 | e1833e1f | j_mayer | /* XXX: TODO */
|
2428 | e1833e1f | j_mayer | cpu_abort(env, "VPU assist exception is not implemented yet !\n");
|
2429 | e1833e1f | j_mayer | goto store_next;
|
2430 | e1833e1f | j_mayer | case POWERPC_EXCP_SOFTP: /* Soft patch exception */ |
2431 | e1833e1f | j_mayer | /* XXX: TODO */
|
2432 | e1833e1f | j_mayer | cpu_abort(env, |
2433 | e1833e1f | j_mayer | "970 soft-patch exception is not implemented yet !\n");
|
2434 | e1833e1f | j_mayer | goto store_next;
|
2435 | e1833e1f | j_mayer | case POWERPC_EXCP_MAINT: /* Maintenance exception */ |
2436 | e1833e1f | j_mayer | /* XXX: TODO */
|
2437 | e1833e1f | j_mayer | cpu_abort(env, |
2438 | e1833e1f | j_mayer | "970 maintenance exception is not implemented yet !\n");
|
2439 | e1833e1f | j_mayer | goto store_next;
|
2440 | 2be0071f | bellard | default:
|
2441 | e1833e1f | j_mayer | excp_invalid:
|
2442 | e1833e1f | j_mayer | cpu_abort(env, "Invalid PowerPC exception %d. Aborting\n", excp);
|
2443 | e1833e1f | j_mayer | break;
|
2444 | 9a64fbe4 | bellard | store_current:
|
2445 | 2be0071f | bellard | /* save current instruction location */
|
2446 | e1833e1f | j_mayer | env->spr[srr0] = env->nip - 4;
|
2447 | 9a64fbe4 | bellard | break;
|
2448 | 9a64fbe4 | bellard | store_next:
|
2449 | 2be0071f | bellard | /* save next instruction location */
|
2450 | e1833e1f | j_mayer | env->spr[srr0] = env->nip; |
2451 | 9a64fbe4 | bellard | break;
|
2452 | 9a64fbe4 | bellard | } |
2453 | e1833e1f | j_mayer | /* Save MSR */
|
2454 | e1833e1f | j_mayer | env->spr[srr1] = msr; |
2455 | e1833e1f | j_mayer | /* If any alternate SRR register are defined, duplicate saved values */
|
2456 | e1833e1f | j_mayer | if (asrr0 != -1) |
2457 | e1833e1f | j_mayer | env->spr[asrr0] = env->spr[srr0]; |
2458 | e1833e1f | j_mayer | if (asrr1 != -1) |
2459 | e1833e1f | j_mayer | env->spr[asrr1] = env->spr[srr1]; |
2460 | 2be0071f | bellard | /* If we disactivated any translation, flush TLBs */
|
2461 | e1833e1f | j_mayer | if (msr_ir || msr_dr)
|
2462 | 2be0071f | bellard | tlb_flush(env, 1);
|
2463 | 9a64fbe4 | bellard | /* reload MSR with correct bits */
|
2464 | 9a64fbe4 | bellard | msr_ee = 0;
|
2465 | 9a64fbe4 | bellard | msr_pr = 0;
|
2466 | 9a64fbe4 | bellard | msr_fp = 0;
|
2467 | 9a64fbe4 | bellard | msr_fe0 = 0;
|
2468 | 9a64fbe4 | bellard | msr_se = 0;
|
2469 | 9a64fbe4 | bellard | msr_be = 0;
|
2470 | 9a64fbe4 | bellard | msr_fe1 = 0;
|
2471 | 9a64fbe4 | bellard | msr_ir = 0;
|
2472 | 9a64fbe4 | bellard | msr_dr = 0;
|
2473 | e1833e1f | j_mayer | #if 0 /* Fix this: not on all targets */
|
2474 | e1833e1f | j_mayer | msr_pmm = 0;
|
2475 | e1833e1f | j_mayer | #endif
|
2476 | 9a64fbe4 | bellard | msr_le = msr_ile; |
2477 | e1833e1f | j_mayer | do_compute_hflags(env); |
2478 | e1833e1f | j_mayer | /* Jump to handler */
|
2479 | e1833e1f | j_mayer | vector = env->excp_vectors[excp]; |
2480 | e1833e1f | j_mayer | if (vector == (target_ulong)-1) { |
2481 | e1833e1f | j_mayer | cpu_abort(env, "Raised an exception without defined vector %d\n",
|
2482 | e1833e1f | j_mayer | excp); |
2483 | e1833e1f | j_mayer | } |
2484 | e1833e1f | j_mayer | vector |= env->excp_prefix; |
2485 | c62db105 | j_mayer | #if defined(TARGET_PPC64)
|
2486 | e1833e1f | j_mayer | if (excp_model == POWERPC_EXCP_BOOKE) {
|
2487 | e1833e1f | j_mayer | msr_cm = msr_icm; |
2488 | e1833e1f | j_mayer | if (!msr_cm)
|
2489 | e1833e1f | j_mayer | vector = (uint32_t)vector; |
2490 | c62db105 | j_mayer | } else {
|
2491 | c62db105 | j_mayer | msr_sf = msr_isf; |
2492 | e1833e1f | j_mayer | if (!msr_sf)
|
2493 | e1833e1f | j_mayer | vector = (uint32_t)vector; |
2494 | c62db105 | j_mayer | } |
2495 | e1833e1f | j_mayer | #endif
|
2496 | e1833e1f | j_mayer | env->nip = vector; |
2497 | e1833e1f | j_mayer | /* Reset exception state */
|
2498 | e1833e1f | j_mayer | env->exception_index = POWERPC_EXCP_NONE; |
2499 | e1833e1f | j_mayer | env->error_code = 0;
|
2500 | fb0eaffc | bellard | } |
2501 | 47103572 | j_mayer | |
2502 | e1833e1f | j_mayer | void do_interrupt (CPUState *env)
|
2503 | 47103572 | j_mayer | { |
2504 | e1833e1f | j_mayer | powerpc_excp(env, env->excp_model, env->exception_index); |
2505 | e1833e1f | j_mayer | } |
2506 | 47103572 | j_mayer | |
2507 | e1833e1f | j_mayer | void ppc_hw_interrupt (CPUPPCState *env)
|
2508 | e1833e1f | j_mayer | { |
2509 | a496775f | j_mayer | #if 1 |
2510 | a496775f | j_mayer | if (loglevel & CPU_LOG_INT) {
|
2511 | a496775f | j_mayer | fprintf(logfile, "%s: %p pending %08x req %08x me %d ee %d\n",
|
2512 | a496775f | j_mayer | __func__, env, env->pending_interrupts, |
2513 | a496775f | j_mayer | env->interrupt_request, msr_me, msr_ee); |
2514 | a496775f | j_mayer | } |
2515 | 47103572 | j_mayer | #endif
|
2516 | e1833e1f | j_mayer | /* External reset */
|
2517 | 47103572 | j_mayer | if (env->pending_interrupts & (1 << PPC_INTERRUPT_RESET)) { |
2518 | 47103572 | j_mayer | env->pending_interrupts &= ~(1 << PPC_INTERRUPT_RESET);
|
2519 | e1833e1f | j_mayer | powerpc_excp(env, env->excp_model, POWERPC_EXCP_RESET); |
2520 | e1833e1f | j_mayer | return;
|
2521 | e1833e1f | j_mayer | } |
2522 | e1833e1f | j_mayer | /* Machine check exception */
|
2523 | e1833e1f | j_mayer | if (env->pending_interrupts & (1 << PPC_INTERRUPT_MCK)) { |
2524 | e1833e1f | j_mayer | env->pending_interrupts &= ~(1 << PPC_INTERRUPT_MCK);
|
2525 | e1833e1f | j_mayer | powerpc_excp(env, env->excp_model, POWERPC_EXCP_MCHECK); |
2526 | e1833e1f | j_mayer | return;
|
2527 | 47103572 | j_mayer | } |
2528 | e1833e1f | j_mayer | #if 0 /* TODO */
|
2529 | e1833e1f | j_mayer | /* External debug exception */
|
2530 | e1833e1f | j_mayer | if (env->pending_interrupts & (1 << PPC_INTERRUPT_DEBUG)) {
|
2531 | e1833e1f | j_mayer | env->pending_interrupts &= ~(1 << PPC_INTERRUPT_DEBUG);
|
2532 | e1833e1f | j_mayer | powerpc_excp(env, env->excp_model, POWERPC_EXCP_DEBUG);
|
2533 | e1833e1f | j_mayer | return;
|
2534 | e1833e1f | j_mayer | }
|
2535 | e1833e1f | j_mayer | #endif
|
2536 | e1833e1f | j_mayer | #if defined(TARGET_PPC64H)
|
2537 | e1833e1f | j_mayer | if ((msr_ee != 0 || msr_hv == 0 || msr_pr == 1) & hdice != 0) { |
2538 | 47103572 | j_mayer | /* Hypervisor decrementer exception */
|
2539 | 47103572 | j_mayer | if (env->pending_interrupts & (1 << PPC_INTERRUPT_HDECR)) { |
2540 | 47103572 | j_mayer | env->pending_interrupts &= ~(1 << PPC_INTERRUPT_HDECR);
|
2541 | e1833e1f | j_mayer | powerpc_excp(env, env->excp_model, POWERPC_EXCP_HDECR); |
2542 | e1833e1f | j_mayer | return;
|
2543 | e1833e1f | j_mayer | } |
2544 | e1833e1f | j_mayer | } |
2545 | e1833e1f | j_mayer | #endif
|
2546 | e1833e1f | j_mayer | if (msr_ce != 0) { |
2547 | e1833e1f | j_mayer | /* External critical interrupt */
|
2548 | e1833e1f | j_mayer | if (env->pending_interrupts & (1 << PPC_INTERRUPT_CEXT)) { |
2549 | e1833e1f | j_mayer | /* Taking a critical external interrupt does not clear the external
|
2550 | e1833e1f | j_mayer | * critical interrupt status
|
2551 | e1833e1f | j_mayer | */
|
2552 | e1833e1f | j_mayer | #if 0
|
2553 | e1833e1f | j_mayer | env->pending_interrupts &= ~(1 << PPC_INTERRUPT_CEXT);
|
2554 | 47103572 | j_mayer | #endif
|
2555 | e1833e1f | j_mayer | powerpc_excp(env, env->excp_model, POWERPC_EXCP_CRITICAL); |
2556 | e1833e1f | j_mayer | return;
|
2557 | e1833e1f | j_mayer | } |
2558 | e1833e1f | j_mayer | } |
2559 | e1833e1f | j_mayer | if (msr_ee != 0) { |
2560 | e1833e1f | j_mayer | /* Watchdog timer on embedded PowerPC */
|
2561 | e1833e1f | j_mayer | if (env->pending_interrupts & (1 << PPC_INTERRUPT_WDT)) { |
2562 | e1833e1f | j_mayer | env->pending_interrupts &= ~(1 << PPC_INTERRUPT_WDT);
|
2563 | e1833e1f | j_mayer | powerpc_excp(env, env->excp_model, POWERPC_EXCP_WDT); |
2564 | e1833e1f | j_mayer | return;
|
2565 | e1833e1f | j_mayer | } |
2566 | e1833e1f | j_mayer | #if defined(TARGET_PPCEMB)
|
2567 | e1833e1f | j_mayer | if (env->pending_interrupts & (1 << PPC_INTERRUPT_CDOORBELL)) { |
2568 | e1833e1f | j_mayer | env->pending_interrupts &= ~(1 << PPC_INTERRUPT_CDOORBELL);
|
2569 | e1833e1f | j_mayer | powerpc_excp(env, env->excp_model, POWERPC_EXCP_DOORCI); |
2570 | e1833e1f | j_mayer | return;
|
2571 | e1833e1f | j_mayer | } |
2572 | e1833e1f | j_mayer | #endif
|
2573 | e1833e1f | j_mayer | #if defined(TARGET_PPCEMB)
|
2574 | e1833e1f | j_mayer | /* External interrupt */
|
2575 | e1833e1f | j_mayer | if (env->pending_interrupts & (1 << PPC_INTERRUPT_EXT)) { |
2576 | e1833e1f | j_mayer | /* Taking an external interrupt does not clear the external
|
2577 | e1833e1f | j_mayer | * interrupt status
|
2578 | e1833e1f | j_mayer | */
|
2579 | e1833e1f | j_mayer | #if 0
|
2580 | e1833e1f | j_mayer | env->pending_interrupts &= ~(1 << PPC_INTERRUPT_EXT);
|
2581 | e1833e1f | j_mayer | #endif
|
2582 | e1833e1f | j_mayer | powerpc_excp(env, env->excp_model, POWERPC_EXCP_EXTERNAL); |
2583 | e1833e1f | j_mayer | return;
|
2584 | e1833e1f | j_mayer | } |
2585 | e1833e1f | j_mayer | #endif
|
2586 | e1833e1f | j_mayer | /* Fixed interval timer on embedded PowerPC */
|
2587 | e1833e1f | j_mayer | if (env->pending_interrupts & (1 << PPC_INTERRUPT_FIT)) { |
2588 | e1833e1f | j_mayer | env->pending_interrupts &= ~(1 << PPC_INTERRUPT_FIT);
|
2589 | e1833e1f | j_mayer | powerpc_excp(env, env->excp_model, POWERPC_EXCP_FIT); |
2590 | e1833e1f | j_mayer | return;
|
2591 | e1833e1f | j_mayer | } |
2592 | e1833e1f | j_mayer | /* Programmable interval timer on embedded PowerPC */
|
2593 | e1833e1f | j_mayer | if (env->pending_interrupts & (1 << PPC_INTERRUPT_PIT)) { |
2594 | e1833e1f | j_mayer | env->pending_interrupts &= ~(1 << PPC_INTERRUPT_PIT);
|
2595 | e1833e1f | j_mayer | powerpc_excp(env, env->excp_model, POWERPC_EXCP_PIT); |
2596 | e1833e1f | j_mayer | return;
|
2597 | e1833e1f | j_mayer | } |
2598 | 47103572 | j_mayer | /* Decrementer exception */
|
2599 | 47103572 | j_mayer | if (env->pending_interrupts & (1 << PPC_INTERRUPT_DECR)) { |
2600 | 47103572 | j_mayer | env->pending_interrupts &= ~(1 << PPC_INTERRUPT_DECR);
|
2601 | e1833e1f | j_mayer | powerpc_excp(env, env->excp_model, POWERPC_EXCP_DECR); |
2602 | e1833e1f | j_mayer | return;
|
2603 | e1833e1f | j_mayer | } |
2604 | e1833e1f | j_mayer | #if !defined(TARGET_PPCEMB)
|
2605 | 47103572 | j_mayer | /* External interrupt */
|
2606 | e1833e1f | j_mayer | if (env->pending_interrupts & (1 << PPC_INTERRUPT_EXT)) { |
2607 | e9df014c | j_mayer | /* Taking an external interrupt does not clear the external
|
2608 | e9df014c | j_mayer | * interrupt status
|
2609 | e9df014c | j_mayer | */
|
2610 | e9df014c | j_mayer | #if 0
|
2611 | 47103572 | j_mayer | env->pending_interrupts &= ~(1 << PPC_INTERRUPT_EXT);
|
2612 | e9df014c | j_mayer | #endif
|
2613 | e1833e1f | j_mayer | powerpc_excp(env, env->excp_model, POWERPC_EXCP_EXTERNAL); |
2614 | e1833e1f | j_mayer | return;
|
2615 | e1833e1f | j_mayer | } |
2616 | d0dfae6e | j_mayer | #endif
|
2617 | e1833e1f | j_mayer | #if defined(TARGET_PPCEMB)
|
2618 | e1833e1f | j_mayer | if (env->pending_interrupts & (1 << PPC_INTERRUPT_DOORBELL)) { |
2619 | e1833e1f | j_mayer | env->pending_interrupts &= ~(1 << PPC_INTERRUPT_DOORBELL);
|
2620 | e1833e1f | j_mayer | powerpc_excp(env, env->excp_model, POWERPC_EXCP_DOORI); |
2621 | e1833e1f | j_mayer | return;
|
2622 | 47103572 | j_mayer | } |
2623 | 47103572 | j_mayer | #endif
|
2624 | e1833e1f | j_mayer | if (env->pending_interrupts & (1 << PPC_INTERRUPT_PERFM)) { |
2625 | e1833e1f | j_mayer | env->pending_interrupts &= ~(1 << PPC_INTERRUPT_PERFM);
|
2626 | e1833e1f | j_mayer | powerpc_excp(env, env->excp_model, POWERPC_EXCP_PERFM); |
2627 | e1833e1f | j_mayer | return;
|
2628 | e1833e1f | j_mayer | } |
2629 | e1833e1f | j_mayer | /* Thermal interrupt */
|
2630 | e1833e1f | j_mayer | if (env->pending_interrupts & (1 << PPC_INTERRUPT_THERM)) { |
2631 | e1833e1f | j_mayer | env->pending_interrupts &= ~(1 << PPC_INTERRUPT_THERM);
|
2632 | e1833e1f | j_mayer | powerpc_excp(env, env->excp_model, POWERPC_EXCP_THERM); |
2633 | e1833e1f | j_mayer | return;
|
2634 | e1833e1f | j_mayer | } |
2635 | 47103572 | j_mayer | } |
2636 | 47103572 | j_mayer | } |
2637 | 18fba28c | bellard | #endif /* !CONFIG_USER_ONLY */ |
2638 | a496775f | j_mayer | |
2639 | a496775f | j_mayer | void cpu_dump_EA (target_ulong EA)
|
2640 | a496775f | j_mayer | { |
2641 | a496775f | j_mayer | FILE *f; |
2642 | a496775f | j_mayer | |
2643 | a496775f | j_mayer | if (logfile) {
|
2644 | a496775f | j_mayer | f = logfile; |
2645 | a496775f | j_mayer | } else {
|
2646 | a496775f | j_mayer | f = stdout; |
2647 | a496775f | j_mayer | return;
|
2648 | a496775f | j_mayer | } |
2649 | 4a057712 | j_mayer | fprintf(f, "Memory access at address " ADDRX "\n", EA); |
2650 | 4a057712 | j_mayer | } |
2651 | 4a057712 | j_mayer | |
2652 | 4a057712 | j_mayer | void cpu_dump_rfi (target_ulong RA, target_ulong msr)
|
2653 | 4a057712 | j_mayer | { |
2654 | 4a057712 | j_mayer | FILE *f; |
2655 | 4a057712 | j_mayer | |
2656 | 4a057712 | j_mayer | if (logfile) {
|
2657 | 4a057712 | j_mayer | f = logfile; |
2658 | 4a057712 | j_mayer | } else {
|
2659 | 4a057712 | j_mayer | f = stdout; |
2660 | 4a057712 | j_mayer | return;
|
2661 | 4a057712 | j_mayer | } |
2662 | 4a057712 | j_mayer | fprintf(f, "Return from exception at " ADDRX " with flags " ADDRX "\n", |
2663 | 4a057712 | j_mayer | RA, msr); |
2664 | a496775f | j_mayer | } |
2665 | a496775f | j_mayer | |
2666 | 0a032cbe | j_mayer | void cpu_ppc_reset (void *opaque) |
2667 | 0a032cbe | j_mayer | { |
2668 | 0a032cbe | j_mayer | CPUPPCState *env; |
2669 | 5eb7995e | j_mayer | int i;
|
2670 | 0a032cbe | j_mayer | |
2671 | 0a032cbe | j_mayer | env = opaque; |
2672 | 5eb7995e | j_mayer | /* XXX: some of those flags initialisation values could depend
|
2673 | 5eb7995e | j_mayer | * on the actual PowerPC implementation
|
2674 | 5eb7995e | j_mayer | */
|
2675 | 5eb7995e | j_mayer | for (i = 0; i < 63; i++) |
2676 | 5eb7995e | j_mayer | env->msr[i] = 0;
|
2677 | 5eb7995e | j_mayer | #if defined(TARGET_PPC64)
|
2678 | 5eb7995e | j_mayer | msr_hv = 0; /* Should be 1... */ |
2679 | 5eb7995e | j_mayer | #endif
|
2680 | 5eb7995e | j_mayer | msr_ap = 0; /* TO BE CHECKED */ |
2681 | 5eb7995e | j_mayer | msr_sa = 0; /* TO BE CHECKED */ |
2682 | 5eb7995e | j_mayer | msr_ip = 0; /* TO BE CHECKED */ |
2683 | 0a032cbe | j_mayer | #if defined (DO_SINGLE_STEP) && 0 |
2684 | 0a032cbe | j_mayer | /* Single step trace mode */
|
2685 | 0a032cbe | j_mayer | msr_se = 1;
|
2686 | 0a032cbe | j_mayer | msr_be = 1;
|
2687 | 0a032cbe | j_mayer | #endif
|
2688 | 0a032cbe | j_mayer | #if defined(CONFIG_USER_ONLY)
|
2689 | 5eb7995e | j_mayer | msr_fp = 1; /* Allow floating point exceptions */ |
2690 | 0a032cbe | j_mayer | msr_pr = 1;
|
2691 | 0a032cbe | j_mayer | #else
|
2692 | 0a032cbe | j_mayer | env->nip = 0xFFFFFFFC;
|
2693 | 0a032cbe | j_mayer | ppc_tlb_invalidate_all(env); |
2694 | 0a032cbe | j_mayer | #endif
|
2695 | 0a032cbe | j_mayer | do_compute_hflags(env); |
2696 | 0a032cbe | j_mayer | env->reserve = -1;
|
2697 | 5eb7995e | j_mayer | /* Be sure no exception or interrupt is pending */
|
2698 | 5eb7995e | j_mayer | env->pending_interrupts = 0;
|
2699 | e1833e1f | j_mayer | env->exception_index = POWERPC_EXCP_NONE; |
2700 | e1833e1f | j_mayer | env->error_code = 0;
|
2701 | 5eb7995e | j_mayer | /* Flush all TLBs */
|
2702 | 5eb7995e | j_mayer | tlb_flush(env, 1);
|
2703 | 0a032cbe | j_mayer | } |
2704 | 0a032cbe | j_mayer | |
2705 | 0a032cbe | j_mayer | CPUPPCState *cpu_ppc_init (void)
|
2706 | 0a032cbe | j_mayer | { |
2707 | 0a032cbe | j_mayer | CPUPPCState *env; |
2708 | 0a032cbe | j_mayer | |
2709 | 0a032cbe | j_mayer | env = qemu_mallocz(sizeof(CPUPPCState));
|
2710 | 0a032cbe | j_mayer | if (!env)
|
2711 | 0a032cbe | j_mayer | return NULL; |
2712 | 0a032cbe | j_mayer | cpu_exec_init(env); |
2713 | 0a032cbe | j_mayer | cpu_ppc_reset(env); |
2714 | 0a032cbe | j_mayer | |
2715 | 0a032cbe | j_mayer | return env;
|
2716 | 0a032cbe | j_mayer | } |
2717 | 0a032cbe | j_mayer | |
2718 | 0a032cbe | j_mayer | void cpu_ppc_close (CPUPPCState *env)
|
2719 | 0a032cbe | j_mayer | { |
2720 | 0a032cbe | j_mayer | /* Should also remove all opcode tables... */
|
2721 | 0a032cbe | j_mayer | free(env); |
2722 | 0a032cbe | j_mayer | } |